Symbolic Quick Error Detection with CoSA

Pls: Clark Barrett¹, Subhasish Mitra^{1,2}

Students: Eshan Singh², Karthik Ganesan², Makai Mann²

1: Department of Computer Science

2: Department of Electrical Engineering

Overview

- ➤ Model Checking
 - CoSA open-source model checker
- ➤ Symbolic QED
 - Processor verification built on top of model checking
- **≻**Demo
 - Find a bug in open source RiscV core


Model Checking

RTL Design **Property Formal Tool** Check **ALL** behaviors Counterexample

Bounded Model Checking

Start with a circuit description ➤ "Unroll" it over time ➤ Breadth-first exploration: no bad state up to k ➤ Focused on bug-finding **≻**Simulation **Initial State(s)** k cycles


CoSA Model Checker



- ▶ Given a System Description (M) and an Expected Behavior (φ), check if $M \vDash \varphi$
- > Bounded techniques respond with No (bug) or Unknown (bounded proof)
- ➤ Unbounded techniques can also prove the property: answer Yes
- ➤ Open-source SMT-based model checker

CoSA Architecture

- ➤ Inputs include:
 - ➤ Verilog
 - **≻**CorelR
 - **≻**BTOR
- Verilog/SystemVerilog support using Yosys as a frontend encoder
- ➤ PySMT for interfacing with state-of-the-art SMT solvers



QED Tests

- ➤ Idea from post-silicon validation
- Take an existing test program and transform it into a QED test
- ➤ Divide register file of processor in half and associate registers
 - ►R1: R17, R2: R18, ...
- Run a sequence of instructions
- Run the same sequence on the duplicate registers

QED Trace

$$R17 \leftarrow R17 + 5$$

$$R1 == R17$$

$$R2 == R18$$

$$R3 == R19$$









Symbolic QED

- ➤ Use formal tool to search over *all possible* QED tests
- ➤ Start with QED tests with 1 instruction, then 2, 3, ...
- ➤ Use model checker with "universal" property:
 - ➤ QED-consistent state: each original register/memory location has the same value as its duplicate register/memory location
 - Starting from a QED-consistent state, every QED-test ends in a QED-consistent state

Symbolic QED

"Universal" Property + QED-consistent initial state

RTL Design + Special QED Module (no hardware overhead)












Check **ALL** QED tests up to a certain number of instructions

Counterexample

QED Module

- ➤ Analysis enabled by QED module
 - Small module used only in pre-silicon
 - ➤ Transforms instructions to a QED test
 - ➤ Used to constrain valid QED sequences in formal tool



Verifying RIDECORE

- Interactive tutorial at: https://github.com/makaimann/ride-core-demo/tree/demo
- ➤ Recreates how a bug in the open-source RISC-V processor, RIDECORE, was found using SQED
- ➤ Start demo with: ./start.sh
- ➤ Step forward through commits with: ./next.sh

Step 1: Minor RTL Modifications

- ➤ topsim.v: Add (* keep *) attributes to wires for Yosys frontend
 - ➤ Yosys does "cone of influence" reduction on primary outputs
 - ➤ Attribute tells it not to remove signal and to keep the name
- pipeline.v: Turn the ride-core into a 1-wide instead of 2-wide fetch
 - Disable second instruction by hardcoding inv2_if to 1
 - ➤ Not necessary, optimization only
- pipeline if.v: Disable branch prediction
 - ➤ Not necessary, optimization only
 - Manually cut and assign predict_cond to zero

Step 2: Add the QED module

- pipeline.v: Instantiate the QED module
- pipeline.v: Add logic for tracking the number of committed instructions
 - ➤ Processor dependent
- pipeline.v, topsim.v: disconnect instruction from instruction fetch and make it a primary input
 - ➤ Any signal you make assumptions on should be a primary input to avoid accidentally over-constraining
- ➤ topsim.v: Constrain the instruction to be from the instruction set, with inst constraint.sv

Step 2: Add the QED module

```
// EDIT- add in the QED module.
49
                             qed vld out;
    (* keep *)
                             qed exec dup;
    wire [31:0]
                         qed_ifu_instruction;
    // instruction1 and ged exec dup are cutpoints
    qed qed0 ( // Inputs
        .clk(clk),
              .rst(reset).
              .ena(1'b1),
              .ifu ged instruction(inst1),
              .exec_dup(qed_exec_dup),
              .stall IF(stall IF),
              .ged ifu instruction(ged ifu instruction),
              .vld_out(qed_vld_out));
```

```
// EDIT: Use the inst constraint module to constrain instruction to be
         a valid instruction from the ISA
(* keep *)
wire [6:0] opcode;
(* keep *)
wire [4:0] rd;
(* keep *)
wire [4:0] rs1;
(* keep *)
wire [4:0] rs2;
assign opcode = instruction[6:0];
assign rd = instruction[11:7];
assign rs1 = instruction[19:15];
assign rs2 = instruction[24:20];
inst_constraint inst_constraint0(.clk(clk),
                                  .instruction(instruction));
```

```
(* keep *)
wire qed_ready;
      (* keep *)
      reg [15:0] num_orig_insts;
      (* keep *
      reg [15:0] num_dup_insts;
      wire [1:0] num_orig_commits;
wire [1:0] num_dup_commits;
      assign num_orig_commits = ((arfwe1 == 1)&&(dstarf1 < 16)&&(dstarf1 != 5'b0)
                      &&(arfwe2 == 1)&&(dstarf2 < 16)&&(dstarf2 != 5'b0)) ? 2'b10 :
                     ((((arfwe1 == 1)&&(dstarf1 < 16)&&(dstarf1 != 5'b0)
                       &&((arfwe2 != 1)||(dstarf2 >= 16)||(dstarf2 == 5'b0)))
                      ||((arfwe2 == 1)&&(dstarf2 < 16)&&(dstarf2 != 5'b0)
                     &&((arfwe1 != 1)||(dstarf1 >= 16)||(dstarf1 == 5'b0)))) ? 2'b01 : 2'b00) ;
      assign num_dup_commits = ((arfwe1 == 1)&&(dstarf1 >= 16)
1980
                      &&(arfwe2 == 1)&&(dstarf2 >= 16)) ? 2'b10 :
                     ((((arfwe1 == 1)&&(dstarf1 >= 16))
                       &&((arfwe2 != 1)||(dstarf2 < 16)))
                      ||((arfwe2 == 1)&&(dstarf2 >= 16)
                     &&((arfwe1 != 1)||(dstarf1 < 16)))) ? 2'b01 : 2'b00) ;
1986
      always @(posedge clk)
       if (reset) begin
          num_orig_insts <= 16'b0;
          num dup insts <= 16'b0;
          num_orig_insts <= num_orig_insts + {14'b0,num_orig_commits};</pre>
          num dup insts <= num dup insts + {14'b0, num dup commits};
      assign qed ready = (num orig insts == num dup insts);
```

```
7module pipeline
                                                                 we don't need to include the instruction fetch
                                                        wire [ INSN LEN-1:0] cut inst1;
   input wire [`INSN LEN-1:0] inst1,
   input wire
                          clk,
                                                        pipeline if pipe if(
   input wire
                                                                    .clk(clk),
   output reg [ ADDR LEN-1:0] pc,
                                                                    .reset(reset),
   input wire [4* INSN LEN-1:0] idata,
                                                                    .pc(pc),
                                                                    .predict cond(prcond),
   output wire [ DATA LEN-1:0] dmem wdata,
                                                                    .npc(npc),
   output wire
                          dmem we,
                                                                    .inst1(cut_inst1),
   output wire [ ADDR LEN-1:0] dmem addr,
                                                                    .inst2(inst2),
   input wire ['DATA LEN-1:0] dmem data
                                                                    .invalid2(invalid2 pipe),
                                                                    .btbpht we(combranch),
   wire stall IF;
                                                                    .btbpht_pc(pc_combranch),
   wire kill IF;
                                                                    .btb_jmpdst(jmpaddr_combranch),
                                                                    .pht_wcond(brcond_combranch),
   wire stall ID;
                                                                    .mpft_valid(mpft_valid),
   wire kill ID;
                                                                    .pht_bhr(bhr_combranch), //when PHT write
   wire stall DP;
                                                                    .prmiss(prmiss),
   wire kill DP;
                                                                    .prsuccess(prsuccess),
                                                                    .prtag(buf_spectag_branch),
                                                                    .bhr(bhr),
                                                                    .spectagnow(tagreg),
                                                                    .idata(idata)
```

Step 3: Add CoSA configuration files

➤ Top-level CoSA *problem* file

[General] model file: ridecore.vlist[top],reset_procedure.ets clock behaviors: DetClock(clk, 1) Dumps a vcd file if vcd: True a counterexample is found [DEFAULT] bmc length min: 24 precondition: reset done If not already default initial value: 0 initialized, start at 0 Sets up a verification [QED] problem, can have description: "Check for Symbolic QED multiple consistency" formula: property.txt verification: safety

Step 3: Add CoSA configuration files

- ➤ QED property file
- ➤On posedge clk (clk = 1)
- ➤ And qed_ready = 1
 - ➤ Same number of original and duplicate instructions have been committed
- Then the register file should be QED consistent

```
(clk = 1_1) & (pipe.qed_ready =
                                    = 'pipe.aregfile.regfile.mem[17]') &
    'pipe.aregfile.regfile.mem[1]
 3('pipe.aregfile.regfile.mem[2]
                                     'pipe.aregfile.regfile.mem[18]') &
 4('pipe.aregfile.regfile.mem[3]
                                     'pipe.aregfile.regfile.mem[19]') &
 5('pipe.aregfile.regfile.mem[4]
                                     'pipe.aregfile.regfile.mem[20]')
 6('pipe.aregfile.regfile.mem[5]
                                     'pipe.aregfile.regfile.mem[21]')
 7('pipe.aregfile.regfile.mem[6]
                                     'pipe.aregfile.regfile.mem[22]')
 8('pipe.aregfile.regfile.mem[7]
                                     'pipe.aregfile.regfile.mem[23]
 9('pipe.aregfile.regfile.mem[8]
                                     pipe.aregfile.regfile.mem[24]
10('pipe.aregfile.regfile.mem[9]
                                     pipe.aregfile.regfile.mem[25]
11('pipe.aregfile.regfile.mem[10]
                                       pipe.aregfile.regfile.mem[26]
12('pipe.aregfile.regfile.mem[11]
                                       pipe.aregfile.regfile.mem[27]
13('pipe.aregfile.regfile.mem[12]
                                       pipe.aregfile.regfile.mem[28]
14('pipe.aregfile.regfile.mem[13]
                                       pipe.aregfile.regfile.mem[29]
15('pipe.aregfile.regfile.mem[14]'
                                       pipe.aregfile.regfile.mem[30]') &
16('pipe.aregfile.regfile.mem[15]
                                       pipe.aregfile.regfile.mem[31]'))
```

Note: Should actually all be on one line, but expanded for readability

Step 3.1: Run CoSA

CoSA --problems ./cosa/problem.txt [-v <1..4>]

Step 4: Fix the bug



Thank you!