



Stanford University

Symbolic Quick Error Detection with CoSA

PIs: Clark Barrett¹, Subhasish Mitra^{1,2}

Students: Eshan Singh², Karthik Ganesan², Makai Mann²

1: Department of Computer Science

2: Department of Electrical Engineering



Overview

- Model Checking
 - CoSA open-source model checker
- Symbolic QED
 - Processor verification built on top of model checking
- Demo
 - Find a bug in open source RiscV core

Model Checking

Property


RTL Design



Formal Tool



Check **ALL** behaviors



Counterexample

Bounded Model Checking


➤ Start with a circuit description

➤ “Unroll” it over time


➤ Breadth-first exploration: no **bad** state up to k

➤ Focused on bug-finding

➤ Simulation



CoSA Model Checker



- Given a **System Description** (M) and an **Expected Behavior** (φ), check if $M \models \varphi$
- **Bounded** techniques respond with **No (bug)** or **Unknown (bounded proof)**
- **Unbounded** techniques can also prove the property: answer **Yes**
- **Open-source** SMT-based model checker

CoSA Architecture

➤ Inputs include:

- Verilog
- CoreIR
- BTOR

➤ Verilog/SystemVerilog support using Yosys as a frontend encoder

➤ PySMT for interfacing with state-of-the-art SMT solvers

CoSA

Transition
Systems

Analyzers

Problem

Printers

Encoders

PySMT

CVC4

Z3

MathSAT

...

PyCoreIR

CoreIR

QED Tests

- Idea from post-silicon validation
- Take an existing test program and transform it into a QED test
- Divide register file of processor in half and associate registers
 - R1 : R17, R2: R18, ...
- Run a sequence of instructions
- Run the same sequence on the duplicate registers

QED Trace

...

R1 ← R1 + 5
R17 ← R17 + 5
R1 == R17
R2 ← R2 - R1
R18 ← R18 - R17
R2 == R18
R3 ← R1 * R2
R19 ← R17 * R18
R3 == R19
...



Quick!





Symbolic QED

- Use formal tool to search over *all possible* QED tests
- Start with QED tests with 1 instruction, then 2, 3, ...
- Use model checker with “universal” property:
 - QED-consistent state: each original register/memory location has the same value as its duplicate register/memory location
 - Starting from a QED-consistent state, every QED-test ends in a QED-consistent state


Symbolic QED

“Universal” Property +
QED-consistent initial state

RTL Design + Special QED Module
(no hardware overhead)



Formal Tool




Check **ALL** QED tests up to a
certain number of instructions

Counterexample

QED Module

- Analysis enabled by QED module
 - Small module used only in pre-silicon
 - Transforms instructions to a QED test
 - Used to constrain valid QED sequences in formal tool



Verifying RIDECORE

- Interactive tutorial at: <https://github.com/makaimann/ride-core-demo/tree/demo>
- Recreates how a bug in the open-source RISC-V processor, RIDECORE, was found using SQED
- Start demo with: `./start.sh`
- Step forward through commits with: `./next.sh`

Step 1: Minor RTL Modifications

- topsim.v: Add (** keep **) attributes to wires for Yosys front-end
 - Yosys does “cone of influence” reduction on primary outputs
 - Attribute tells it not to remove signal and to keep the name
- pipeline.v: Turn the ride-core into a 1-wide instead of 2-wide fetch
 - Disable second instruction by hardcoding **inv2_if** to 1
 - Not necessary, *optimization only*
- pipeline_if.v: Disable branch prediction
 - Not necessary, *optimization only*
 - Manually cut and assign **predict_cond** to zero

Step 2: Add the QED module

- pipeline.v: Instantiate the QED module
- pipeline.v: Add logic for tracking the number of committed instructions
 - Processor dependent
- pipeline.v, topsim.v: disconnect instruction from instruction fetch and make it a primary input
 - **Any signal you make assumptions on should be a primary input to avoid accidentally over-constraining**
- topsim.v: Constrain the instruction to be from the instruction set, with inst_constraint.sv

Step 2: Add the QED module

```
48 // EDIT- add in the QED module.
49
50 wire          qed_vld_out;
51 (* keep *)
52 wire          qed_exec_dup;
53 wire [31:0]    qed_ifu_instruction;
54
55 // instruction1 and qed_exec_dup are cutpoints
56 qed qed0 ( // Inputs
57     .clk(clk),
58     .rst(reset),
59     .ena(1'b1),
60     .ifu_qed_instruction(inst1),
61     .exec_dup(qed_exec_dup),
62     .stall_IF(stall_IF),
63     // outputs
64     .qed_ifu_instruction(qed_ifu_instruction),
65     .vld_out(qed_vld_out));
66
67 // EDIT
```

```
54 // EDIT: Use the inst_constraint module to constrain instruction to be
55 // a valid instruction from the ISA
56 (* keep *)
57 wire [6:0] opcode;
58 (* keep *)
59 wire [4:0] rd;
60 (* keep *)
61 wire [4:0] rs1;
62 (* keep *)
63 wire [4:0] rs2;
64 assign opcode = instruction[6:0];
65 assign rd = instruction[11:7];
66 assign rs1 = instruction[19:15];
67 assign rs2 = instruction[24:20];
68 inst_constraint inst_constraint0(.clk(clk),
69     .instruction(instruction));
70 // EDIT END
```

```
1960 // EDIT: Insert the qed ready logic -- tracks number of committed instructions
1961 (* keep *)
1962 wire qed_ready;
1963 (* keep *)
1964 reg [15:0] num_orig_insts;
1965 (* keep *)
1966 reg [15:0] num_dup_insts;
1967 wire [1:0] num_orig_commits;
1968 wire [1:0] num_dup_commits;
1969
1970 // Instruction with destination register as 5'b0 is a NOP so ignore those
1971 assign num_orig_commits = (((arfwel == 1)&&(dstarf1 < 16)&&(dstarf1 != 5'b0)
1972     &&(arfwel2 == 1)&&(dstarf2 < 16)&&(dstarf2 != 5'b0)) ? 2'b10 :
1973     (((arfwel == 1)&&(dstarf1 < 16)&&(dstarf1 != 5'b0)
1974     &&(arfwel2 != 1)||((dstarf2 >= 16)||((dstarf2 == 5'b0)))
1975     ||(((arfwel2 == 1)&&(dstarf2 < 16)&&(dstarf2 != 5'b0)
1976     &&(arfwel != 1)||((dstarf1 >= 16)||((dstarf1 == 5'b0)))))) ? 2'b01 : 2'b00);
1977
1978 // When destination register is 5'b0, it remains the same for both original and duplicate
1979 assign num_dup_commits = (((arfwel == 1)&&(dstarf1 >= 16)
1980     &&(arfwel2 == 1)&&(dstarf2 >= 16)) ? 2'b10 :
1981     (((arfwel == 1)&&(dstarf1 >= 16)
1982     &&(arfwel2 != 1)||((dstarf2 < 16)))
1983     ||(((arfwel2 == 1)&&(dstarf2 >= 16)
1984     &&(arfwel != 1)||((dstarf1 < 16)))))) ? 2'b01 : 2'b00);
1985
1986
1987 always @(posedge clk)
1988     begin
1989     if (reset) begin
1990     num_orig_insts <= 16'b0;
1991     num_dup_insts <= 16'b0;
1992     end else begin
1993     num_orig_insts <= num_orig_insts + {14'b0,num_orig_commits};
1994     num_dup_insts <= num_dup_insts + {14'b0,num_dup_commits};
1995     end
1996     end
1997
1998 assign qed_ready = (num_orig_insts == num_dup_insts);
1999
2000 // EDIT END
2001
```

```
7module pipeline
8 (
9     input wire [INSN_LEN-1:0] inst1,
10    input wire          clk,
11    input wire          reset,
12    output reg [ADDR_LEN-1:0] pc,
13    input wire [4* INSN_LEN-1:0] idata,
14    output wire [DATA_LEN-1:0] dmem_wdata,
15    output wire          dmem_we,
16    output wire [ADDR_LEN-1:0] dmem_addr,
17    input wire [DATA_LEN-1:0] dmem_data
18 );
19 wire stall_IF;
20 wire kill_IF;
21 wire stall_ID;
22 wire kill_ID;
23 wire stall_DP;
24 wire kill_DP;
25 reg [ADDR_LEN-1:0] pc;
```

```
515 // EDIT: manually cut inst1, want to drive this from the
516 // we don't need to include the instruction fetch
517 wire [INSN_LEN-1:0] cut_inst1;
518
519 pipeline_if pipe_if(
520     .clk(clk),
521     .reset(reset),
522     .pc(pc),
523     .predict_cond(prcond),
524     .npc(npc),
525     .inst1(cut_inst1),
526     .inst2(inst2),
527     .invalid2(invalid2_pipe),
528     .btbphft_we(combranch),
529     .btbphft_pc(pc_combranch),
530     .btb_jmpdst(jmpaddr_combranch),
531     .pht_wcond(brcond_combranch),
532     .mpft_valid(mpft_valid),
533     .pht_bhr(bhr_combranch), //when PHT write
534     .prmiss(prmiss),
535     .prsuccess(prsuccess),
536     .prtag(buf_spectag_branch),
537     .bhr(bhr),
538     .spectagnow(tagreg),
539     .idata(idata)
540 );
```


Step 3: Add CoSA configuration files

➤ Top-level CoSA *problem* file

Dumps a vcd file if
a counterexample
is found

If not already
initialized, start at 0

Sets up a verification
problem, can have
multiple



```
[General]
model_file:
ridecore.vlist[top],reset_procedure.ets
clock_behaviors: DetClock(clk, 1)
vcd: True
```

```
[DEFAULT]
bmc_length_min: 24
precondition: reset_done
default_initial_value: 0
```

```
[QED]
description: "Check for Symbolic QED
consistency"
formula: property.txt
verification: safety
```

Step 3: Add CoSA configuration files

- QED property file
- On posedge clk (clk = 1)
- And qed_ready = 1
 - Same number of original and duplicate instructions have been committed
- Then the register file should be QED consistent

Note: Should actually all be on one line, but expanded for readability

```
1((clk = 1_1) & (pipe.qed_ready = 1_1)) ->
2('pipe.aregfile.regfile.mem[1]' = 'pipe.aregfile.regfile.mem[17]') &
3('pipe.aregfile.regfile.mem[2]' = 'pipe.aregfile.regfile.mem[18]') &
4('pipe.aregfile.regfile.mem[3]' = 'pipe.aregfile.regfile.mem[19]') &
5('pipe.aregfile.regfile.mem[4]' = 'pipe.aregfile.regfile.mem[20]') &
6('pipe.aregfile.regfile.mem[5]' = 'pipe.aregfile.regfile.mem[21]') &
7('pipe.aregfile.regfile.mem[6]' = 'pipe.aregfile.regfile.mem[22]') &
8('pipe.aregfile.regfile.mem[7]' = 'pipe.aregfile.regfile.mem[23]') &
9('pipe.aregfile.regfile.mem[8]' = 'pipe.aregfile.regfile.mem[24]') &
10('pipe.aregfile.regfile.mem[9]' = 'pipe.aregfile.regfile.mem[25]') &
11('pipe.aregfile.regfile.mem[10]' = 'pipe.aregfile.regfile.mem[26]') &
12('pipe.aregfile.regfile.mem[11]' = 'pipe.aregfile.regfile.mem[27]') &
13('pipe.aregfile.regfile.mem[12]' = 'pipe.aregfile.regfile.mem[28]') &
14('pipe.aregfile.regfile.mem[13]' = 'pipe.aregfile.regfile.mem[29]') &
15('pipe.aregfile.regfile.mem[14]' = 'pipe.aregfile.regfile.mem[30]') &
16('pipe.aregfile.regfile.mem[15]' = 'pipe.aregfile.regfile.mem[31]'))
```


Step 3.1: Run CoSA

```
CoSA --problems ./cosa/problem.txt [-v <1..4>]
```

Step 4: Fix the bug

ridecore / ridecore

Watch 28 Star 132 Fork 26

Code Issues 1 Pull requests 0 Projects 0 Wiki Insights

signed/lohi signal bug fixed in rs_mul.v

master

FUJIV committed on Jul 12, 2017

1 parent 112a9bf commit 200c6a663e01cb2231004bb2543e7ce8b1c92cca

Showing 1 changed file with 3 additions and 3 deletions.

Unified Split

View file

6 src/fpga/rs_mul.v

346

347

348

349 -

350 -

351 -

352

353

354

@@ -346,9 +346,9 @@ module rs_mul

.wnrtag((we1 && (waddr1 == 1)) ? wnrtag_1 : wnrtag_2),

.wdstval((we1 && (waddr1 == 1)) ? wdstval_1 : wdstval_2),

.wspectag((we1 && (waddr1 == 1)) ? wspectag_1 : wspectag_2),

.wsrcl_signed((we1 && (waddr1 == 0)) ? wsrc1_signed_1 : wsrc1_signed_2),

.wsrcl_signed((we1 && (waddr1 == 0)) ? wsrc2_signed_1 : wsrc2_signed_2),

.wsel_lohi((we1 && (waddr1 == 0)) ? wsel_lohi_1 : wsel_lohi_2),

.we((we1 && (waddr1 == 1)) || (we2 && (waddr2 == 1))),

.ex_src1(ex_src1_1),

.ex_src2(ex_src2_1),

346

347

348

349 +

350 +

351 +

352

353

354

.wnrtag((we1 && (waddr1 == 1)) ? wnrtag_1 : wnrtag_2),

.wdstval((we1 && (waddr1 == 1)) ? wdstval_1 : wdstval_2),

.wspectag((we1 && (waddr1 == 1)) ? wspectag_1 : wspectag_2),

.wsrcl_signed((we1 && (waddr1 == 1)) ? wsrc1_signed_1 : wsrc1_signed_2),

.wsrcl_signed((we1 && (waddr1 == 1)) ? wsrc2_signed_1 : wsrc2_signed_2),

.wsel_lohi((we1 && (waddr1 == 1)) ? wsel_lohi_1 : wsel_lohi_2),

.we((we1 && (waddr1 == 1)) || (we2 && (waddr2 == 1))),

.ex_src1(ex_src1_1),

.ex_src2(ex_src2_1),



Stanford University

Thank you!