Skip to content
View mdzakirhussain's full-sized avatar

Block or report mdzakirhussain

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RTLDesignusingVerilogwithSKY130Technology RTLDesignusingVerilogwithSKY130Technology Public

    RTL design using Verilog with SKY130 Technology. This is a 5-Day online workshop conducted by VLSI System Design, Banglore from 26th-30th May 2021. Learn basics of digital design using Verilog lang…

    2 2

  2. vsdopenlaneworkshop vsdopenlaneworkshop Public

    This is about openlane flow for ASIC Design

    1

  3. simple_spi simple_spi Public

    Forked from euvm/simple_spi

    Verilog

  4. VLSI-Testing VLSI-Testing Public

    Forked from cylinbao/VLSI-Testing

    The programs for all the labs in NCTU EE 2016 Spring VLSI Testing

    C++

  5. Analog-Design-Modelling Analog-Design-Modelling Public

    Forked from varunnagpaal/Analog-Design-Modelling

    Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)

  6. open-fpga-verilog-tutorial open-fpga-verilog-tutorial Public

    Forked from Obijuan/open-fpga-verilog-tutorial

    Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

    Verilog