# CP/SP Communication and Organization

This document discusses the developments and discoveries regarding serial communication between CP and SP boards following the latest revision.

FLAGSTAFF, AZ APRIL 2ND, 2014

Edited by

## MICHAEL MIDDLETON

Northern Arizona University Wireless Networks Research Laboratory

## Contents

Overview	3
2.1 Interrupt Service Routines	4
Faster Baud Rates	Ę
A.1 SP.c (Current Revision)	10
B.1 comm.c (Current Revision)	16 16
	B.1 comm.c (Current Revision)

## 1 Overview

An investigation of the WiSARD UART communication implementation has yielded performance information regarding the accuracy and precision of data sampling and has provided new insight into the limitations of the maximum baud rate possible on current WiSARD hardware. The previous revision of the UART communication implementation between CP and SP contained latencies in the transmission and sampling of serial messages due to an approach that was functional but was not optimal for fast and efficient communication.

New revisions to the communication code involving the restructuring of the Port2 and Timer0 A0 interrupt service routines and the behavior of functions within the protocol have allowed for a communication system resilient to errors and mis-sampling, as well as an overall improved form which utilizes good software engineering practices and robust design. Figure 1 shows the sampling of a single byte from a command packet sent from CP to an SP light board. The activity represented by the light blue is the CP transmit line and the yellow activity is a trace that depicts the time at which the SP samples the line. The rising and falling edges of the trace indicate the precise moment that the code enters the switch-case statement to processes the current bit, located in the receiveByte function (Appendix B.1, line 339).




Figure 1: CP to SP byte transmission

Figure 2 depicts the transmission and sampling of an entire 32-bit message from the same command packet as Figure 1. These images show an overall improvement in sampling accuracy and precision over the previous revision of the communication code. On average, samples are taken within 1us of the middle of every bit across all baud rates, whereas the code from the previous revision would often be within 2us of the center of a bit.




Figure 2: CP to SP 32-bit packet transmission

## 2 Code Reorganization

The previous revision of the UART communication implementation between CP and SP contained latencies from a few different sources, most significantly from the Timer0 A0 interrupt service routine. Other latencies and behavioral issues in the communication code developed from the manner in which data messages were received within the Timer0 A0 ISR, the mishandling of the wake up times, and the lack of a consistent generalized approach to sampling in the center of each bit.

#### 2.1 Interrupt Service Routines

Timer0 A0 uses a 4MHz SMCLK to count up to the length of a single bit, defined by the current baud rate, and then triggers a Timer0 A0 interrupt. In the transmission code, when the Timer0 A0 interrupt is triggered, the TX line will be pulled high or low depending upon the value of the next bit in the message to be sent. The receiver portion uses the same interrupt to sample the TX line, determine the location of the bit in the message, and shift the bit to its correct location in the received message on the RX buffer. Previously, the code within the ISR contained the logic used to determine whether the hardware was sending or receiving a message, and then handled the message bit appropriately (Appendix A.3). Even though the bits were being handled as soon as the interrupt was triggered, issues arose from executing this logic within the ISR. At the time the interrupt is triggered, the timer is halted and execution moves to the code within in the ISR. The 2.5us time associated with waking the MCU from LPM0 and sequentially evaluating the message logic effectively stalls the start of Timer0 A0 counting to the next bit until execution returns from the ISR. This approach to sending and receiving messages is problematic because latency from executing the logic within the ISR compounds with each bit in a byte until the TX and RX re-synchronize at the falling edge of a start bit.

To remedy the negative effects of structuring the code in this manner, a new approach was developed which reorganized the way in which the code was executed. The first step was to remove the message logic from the Timero Ao ISRs and place them into sendByte() and receiveByte() functions. These functions

would be called once for each byte transmission or reception and rest in LPM0 while waiting for the next bit to be sent or received. The sole operation of the Timer0 A0 ISR, now that the message logic has been removed, is to simply wake the MCU from LPM0 and return to program execution (Appendix A.4). The ISR no longer needs to check the state of the hardware either, since the waking from LPM0 is required whether the hardware is in transmission or reception. This change exhibits good form within interrupt driven design as the ISRs are as simple as possible, and make the smallest impact on the continuity between hardware components. Additionally, these changes make the code more modular in its design. Byte transmission and reception, as well as waking from LPM0 are now decoupled and can be altered independent of the other components. This will help in making future edits and revisions simpler to debug and easier to navigate.

#### 2.2 Generalized Delay Solution

Further changes made to the communication code involved mitigating delays associated with a receiver sampling the first data bit of a byte. Following the falling edge of the TX-line which indicates the start of a byte transmission, the receiver would ideally wait the duration of the start bit, and half the duration of a second bit so that the first sample will be taken in the middle of the data bits, leaving the largest possible error tolerance. In the previous revision, each baud rate used hard-coded values for the number of clock cycles on the 4MHz SMCLK which would count to approximately one half of the bit length for the current baud rate (Appendix B.2). There was no uniformity to the way in which these values were achieved and they did not completely account for the full wake up time from LPM3 in the first byte of a new message. The time required to wake from LPM3 as listed in the MSP430x5xx family users guide is approximately 9us.

To handle this problem with a more generalized solution, a single formula was used to calculate the delay values and account for the 9us wake up time for LPM3. By implementing the formula [(1.5 \* BaudRate-Control) - 36] clock cycles calculated for a 4MHz SMCLK, a generalized delay for the sampling as well as compensating for MCU wake up time was achieved across the baud rates 115200, 57600, 19200, and 9600 (Appendix B.3). This formula is generalized such that it can be used to calculate the half bit delay for any baud rate with Timer0 A0 sourced from a 4MHz SMCLK. This formula works because the 36 clock cycles at 4MHz accounts for the same 9us delay present regardless of the current baud rate.

#### 3 Faster Baud Rates

Current WiSARD hardware supports the possibility of baud rates faster than 115200, though doing so would require altering the approach to sending and receiving messages. The current approach places the MCU in LPM0 while Timer0 A0 counts on the appropriate interval. Waking the MCU from LPM0 takes 2.5us, regardless of baud rate. The baud rate 230400 is such that the length of a single bit is 4.34us. The LPM0 wakeup time is greater than the half bit delay required for 230400 at the start of each byte. Accommodating the half bit delay would require that for a baud rate of 230400, the MCU would need to remain on for the duration of the message on both the transmission and reception. Additionally, the 9us delay necessary to wake the MCU from LPM3 would require additional wait time at the front of a message. The length of the start bit is adequate to accommodate the wakeup time for all baud rates up to 115200 but 230400 would need at least 9us, which would require slightly longer than 2 start bits. Adding additional bits to the front of a packet would mean that the communication is no longer within the formal specification of the UART protocol, meaning that interfacing with third party hardware or software which communicates via UART would no longer be a possibility. Since 115200 is the fastest baud rate incorporating low power modes while maintaining UART communication specifications, the decision was made to forsake the implementation of faster baud rates for the time being.

Page 5 of 17

## A CP Code Modifications

## A.1 SP.c (Current Revision)

This function contains the majority of the logic for byte transmission that was removed from the Timer0 A0 interrupt service routine.

#### SendByte Function

```
title
561 //! \brief Sends a byte via the software UART
563 //! This function pushes \e ucChar into the global TX buffer, where the
564 //! TimerA ISR can access it. The system drops into LPMO, keeping the SMCLK
565 //! alive for TimerA. The ISR handles the start and stop bits as well as the
566 //! baud rate. This is a blocking call and will not return until the software
567 //! has sent the entire message.
         \param ucChar The 8-bit value to send
569 //!
         \return None
571 static void vSP_SendByte(uint8 ucTXChar)
573
574
       uint8 ucParityBit;
       uint8 ucBitIdx;
575
576
       uint8 ucTXBitsLeft;
577
       // If we are already busy, return so as not to screw it up
578
       if (g_ucCOMM_Flags & COMM_TX_BUSY)
579
580
           return;
581
       P_RX_IE &= ~S_ActiveSP.m_ucActiveSP_BitRx:
582
583
584
       // Indicate in the status register that we are now busy
       g_ucCOMM_Flags |= COMM_TX_BUSY;
585
586
587
       // Calculate the parity bit prior to transmission
588
       ucParityBit = 0;
589
       for (ucBitIdx = 0; ucBitIdx < 8; ucBitIdx++)
590
591
           ucParityBit ^= ((ucTXChar & 0x01)>>ucBitIdx);
592
593
594
       // Reset the bit count so the ISR knows how many bits left to send
       ucTXBitsLeft = 0x0A;
595
596
597
       TA0CCR0 = g_unCOMM_BaudRateControl;
       // Starts the counter in 'Up-Mode
598
599
       TAOCTL \mid = TACLR \mid MC_1;
600
       while (g_ucCOMM_Flags & COMM_TX_BUSY)
601
602
           switch (ucTXBitsLeft)
603
604
605
606
                  // Last bit is stop bit, return to idle state
607
                  *S_ActiveSP.m_ucActiveSP_RegOut |= S_ActiveSP.m_ucActiveSP_BitTx;
608
                   __bis_SR_register(GIE + LPM0_bits);
                  g\_ucCOMM\_Flags \ \&= \ ^COMM\_TX\_BUSY;
609
610
              break;
611
```

```
612
               case 0x01:
613
                   if (ucParityBit)
                       *S_ActiveSP.m_ucActiveSP_BegOut |= S_ActiveSP.m_ucActiveSP_BitTx;
614
615
616
                       *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
617
                   __bis_SR_register(GIE + LPM0_bits);
618
619
               break;
620
               case 0x0A:
621
                   if (ucTXChar & 0x01)
622
                       *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
623
624
                       *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
625
626
627
                   // First bit is start bit
628 //
                   *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
629
                    __bis_SR_register(GIE + LPM0_bits);
630
               break;
631
               default:
632
633
                   // For data bits, mask to get correct value and the shift for next time
634
                   if (ucTXChar & 0x01)
                       *S_ActiveSP.m_ucActiveSP_RegOut |= S_ActiveSP.m_ucActiveSP_BitTx;
635
636
                       *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
637
638
                   ucTXChar >>= 1;
                    __bis_SR_register(GIE + LPM0_bits);
639
640
               break;
           }
641
642
643
           // Decrement the total bit count
           ucTXBitsLeft --:
644
645
646
       }
647
648
       P_RX_IE |= S_ActiveSP.m_ucActiveSP_BitRx;
649
       // Stop the timer
650
651
       TAOCTL &= ^{\sim} (MC0 | MC1 | TAIFG);
652
       P3OUT \mid = BIT4;
653
654 }
655
```

This function contains the majority of the logic for byte reception that was removed from the Timer0 A0 interrupt service routine.

#### ReceiveByte Function

```
title
657 //! \brief Receives a byte via the software UART
658 //!
      \param None
659 //!
      \return None
660 //!
662 static uint8 ucSP_ReceiveByte(void)
663 {
664
     uint8 ucRXBitsLeft;
665
     uint8 ucParityBit; // The calculated parity bit
666
     uint8 ucRxParityBit; // The received parity bit
```

```
667
        uint8 ucBitIdx;
668
669
670
        // Set up timer
671
        TAOCTL = (TASSEL_2 \mid TACLR);
672
        TA0CCTL0 &= ~CCIE;
673
        TA0CCR0 = 0xFFFF;
674
675
        // Wait for the port interrupt to exit LPM and continue
676
        TA0CCTL0 \mid = CCIE;
        TA0CTL \mid = MC_{-1};
677
678
679
        // shut off MCU
680
        LPM0:
681
        P2IE &= ^{\sim}0x0F; // Disable interrupts on the RX pin
682
683
        TAOCTL = (TASSEL_2 \mid TACLR);
        TA0CCTL0 &= ~CCIE;
684
685
        //If a port interrupt was received then we are in the RX active state else exit
686
687
        if ( !(g_ucCOMM_Flags & COMM_RX_BUSY))
688
        {
689
            return COMMERROR;
690
        }
691
        ucRXBitsLeft = 0x09;
692
693
694
        // Start timer and delay for half a bit
695
        TA0CCR0 = g_unCOMM_BaudRateDelayControl;
696
        TAOCTL \mid = MC_1;
        while (!(TA0CTL \& TAIFG));
697
        TA0CTL &= TAIFG;
698
699
700
        // Set up timer for comm. at the baud rate
701
        TAOCTL = (TASSEL_2 \mid TACLR);
702
        TA0CCTL0 = CCIE;
        TA0CCR0 = g_unCOMM_BaudRateControl;
703
704
705
        // Start the timer
706
        TA0CTL \mid = MC_{-1};
707
        while (g_ucCOMM_Flags & COMM_RX_BUSY)
708
709
                 switch (ucRXBitsLeft)
710
711
712
                     case 0x00:
                          // There are no bits left, so lets reset all the values and stop timer
713
                          TAOCTL = (TASSEL_2 \mid TACLR);
714
                          P_RX_IFG &= ~S_ActiveSP.m_ucActiveSP_BitRx;
715
716
                          P_RX_IE |= S_ActiveSP.m_ucActiveSP_BitRx;
717
                          g\_ucCOMM\_Flags \ \&= \ \tilde{\ }COMM\_RX\_BUSY;
                          // Increment index for next byte
718
719
                          g_ucRXBufferIndex++;
720
                     break;
721
                     // Parity Bit
722
723
                     case 0x01:
724
                          if (P_RX_IN & S_ActiveSP.m_ucActiveSP_BitRx)
725
                              ucRxParityBit = 1;
726
                          else
727
                              ucRxParityBit = 0;
728
```

```
// shut off MCU
729
                       LPM0;
730
731
                   break;
732
733
                   // Last data bit no shift
734
                   case 0x02:
735
                       if (P_RX_IN & S_ActiveSP.m_ucActiveSP_BitRx)
736
                           g_ucaRXBuffer[g_ucRXBufferIndex] |= 0x80;
737
                           g_ucaRXBuffer[g_ucRXBufferIndex] &= ~0x80;
738
739
                       // shut off MCU
740
                       LPM0;
741
742
                   break;
743
744
                   default:
745
                       if (P_RX_IN & S_ActiveSP.m_ucActiveSP_BitRx)
746
                           g_ucaRXBuffer[g_ucRXBufferIndex] |= 0x80;
747
                       else
                           g_ucaRXBuffer[g_ucRXBufferIndex] &= ^0x80;
748
749
750
                       g_ucaRXBuffer[g_ucRXBufferIndex] >>= 1;
751
752
                   break;
753
754
755
               ucRXBitsLeft --;
756
       }
757
758
759
       // Check Parity
760 //
       ucParityBit = 0;
       for (ucBitIdx = 0; ucBitIdx < 8; ucBitIdx++)
761 //
762 //
763 //
           ucParityBit ^= ((g_ucaRXBuffer[g_ucRXBufferIndex] & 0x01)>>ucBitIdx);
764 //
765
       //Todo move the parity check to the read from buffer function to keep comm simple
       if(ucParityBit != ucRxParityBit)
767 //
768 //
           return COMM_PARITY_ERR;
769
770
       return COMMLOK;
771 }
772
774 //! \brief Shuts off the software modules
775 //!
776 //! This shuts down TimerA and disables all of the interrupts used. The vSP_ShutdownComm()
777 //! function must be used when switching between SP boards otherwise the communication
778 //! will fail.
```

This function contains the logic necessary for the receiver to adapt its anticipated message size based upon the packet header which it receives.

#### WaitForMessage Function

```
title
838 uint8 ucSP_WaitForMessage(void)
839 {
840
841    // Set the size of the received message to the minimum
842    g_ucRXMessageSize = SP_HEADERSIZE;
843
```

```
844
        // Wait to receive the message
845
        do // saves 3 cycles as opposed to while
846
847
848
            if (ucSP_ReceiveByte())
849
                return COMMERROR;
850
851
852
            // If we have received the header of the message, update the RX message to
853
854
            // the size of the message received
            if (g_ucRXBufferIndex == SP_HEADERSIZE)
855
856
857
                g_ucRXMessageSize = g_ucaRXBuffer[0x01];
858
                // Range check the g_ucRXMessageSize variable
859
                if (g_ucRXMessageSize > MAX_SP_MSGSIZE || g_ucRXMessageSize < SP_HEADERSIZE)
860
861
                     return 0x04;
862
            }
863
864
865
        } while (g_ucRXBufferIndex != g_ucRXMessageSize);
866
867
        // No message received
868
        if (g_ucRXBufferIndex == 0)
869
870
            g_ucRXMessageSize = 0;
871
            return COMMERROR;
872
873
874 //success
875
        return 0;
876
```

## A.2 SP.h (Current Revision)

The following code demonstrates the current definitions for the baud rate delay values which utilizes the generalized delay cycle calculation formula.

```
title
349 //! \def BAUD_115200_DELAY
350 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
351 #define BAUD_115200_DELAY BAUD_115200 + BAUD_115200/2 - 37//0x0010//Slightly low to account
         for the set-up cycles that we delayed. At these times that's necessary...
352 //! \def BAUD_57600_DELAY
353 //! brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
354 \# define BAUD\_57600\_DELAY
                               BAUD_{57600} + BAUD_{57600}/2 - 36
355 //! \def BAUD_19200_DELAY
356 //! brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
357 \# define BAUD\_19200\_DELAY
                               BAUD_19200 + BAUD_19200/2 - 36
358 //! \def BAUD_9600_DELAY
359 //! brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
360 #define BAUD_9600_DELAY
                               BAUD_{9600} + BAUD_{9600}/2 - 36
```

## A.3 irupt.c (Previous Revision)

The following code demonstrates the previous behavior of the Timer A0 interrupt service routine.

title 250 #pragma vector=TIMER0\_A0\_VECTOR

```
251 __interrupt void TIMERO_AO_ISR(void)
252 {
253
254
        if (g_ucCOMM_Flags & COMM_TX_BUSY)
255
256
            switch (g_ucTXBitsLeft)
257
258
                case 0x00:
                     // If there are no bits left, then return to function call
259
260
                     __bic_SR_register_on_exit(LPM0_bits);
261
                break;
                case 0x01:
262
263
                    // Last bit is stop bit, return to idle state
264
                     *S_ActiveSP.m_ucActiveSP_RegOut |= S_ActiveSP.m_ucActiveSP_BitTx;
                     \_\_bic\_SR\_register\_on\_exit (LPM0\_bits);
265
266
                break:
267
                case 0x0A:
                     // First bit is start bit
268
269
                     *S_ActiveSP.m_ucActiveSP_BegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
270
                break;
271
                default:
272
                     // For data bits, mask to get correct value and the shift for next time
273
                     if (g_ucTXBuffer & 0x01)
274
                         *S_ActiveSP.m_ucActiveSP_RegOut |= S_ActiveSP.m_ucActiveSP_BitTx;
275
                         *S_ActiveSP.m_ucActiveSP_RegOut &= ~S_ActiveSP.m_ucActiveSP_BitTx;
276
277
                     g_ucTXBuffer >>= 1;
278
                break;
279
            // Decrement the total bit count
280
281
            g\_ucTXBitsLeft --;
282
        if (g_ucCOMM_Flags & COMM_RX_BUSY)
283
284
            switch (g_ucRXBitsLeft)
285
286
287
                case 0x00:
288
                     // There are no bits left, so lets reset all the values and stop timer
289
                    TA0CTL &= ^{\sim} (MC0 | MC1);
290
                     P_RX_IE |= S_ActiveSP.m_ucActiveSP_BitRx;
                     P_RX_IFG &= ~S_ActiveSP.m_ucActiveSP_BitRx;
291
292
                     g_ucRXBufferIndex++;
293
                     g_ucCOMM_Flags &= ~COMM_RX_BUSY;
                                 __bic_SR_register_on_exit(LPM4_bits); //All Clocks and CPU etc
294
                         awake now that we received a byte. (check if it's last later)
                     //{
m If} it is not the last Byte, the core will put us back into LPMO, which won
295
                         't stop the clocks, just the CPU
296
                break;
297
                case 0x01:
                     if (P_RX_IN & S_ActiveSP.m_ucActiveSP_BitRx)
298
                         g\_ucaRXBuffer[g\_ucRXBufferIndex] = 0x80;
299
300
                     else
301
                         g_ucaRXBuffer[g_ucRXBufferIndex] &= ~0x80;
302
                break;
303
                default:
304
                     if (P_RX_IN & S_ActiveSP.m_ucActiveSP_BitRx)
305
                         g_ucaRXBuffer[g_ucRXBufferIndex] |= 0x80;
306
307
                         g_ucaRXBuffer[g_ucRXBufferIndex] &= ~0x80;
308
                     g_ucaRXBuffer[g_ucRXBufferIndex] >>= 1;
309
                break:
310
            }
```

```
311  g\_ucRXBitsLeft --; \\ 312 \qquad \} \\ 313 \ \}
```

## A.4 irupt.c (Current Revision)

The following code demonstrates the current behavior of the Timer0 A0 interrupt service routine.

```
title
237 #pragma vector=TIMER0_A0_VECTOR
238 __interrupt void TIMER0_A0_ISR(void)
239 {
240     if (g_ucCOMM_Flags & COMM_RUNNING)
241     {
242         __bic_SR_register_on_exit(LPM4_bits);
243     }
244 }
```

## B SP Code Modifications

## B.1 comm.c (Current Revision)

This function contains the majority of the logic for byte transmission that was removed from the Timer A0 interrupt service routine.

#### SendByte Function

```
title
227 void vCOMM_SendByte(uint8 ucTXChar)
228 {
229
        uint8 ucParityBit;
230
        uint8 ucBitIdx;
231
        uint8 ucTXBitsLeft:
232
233
        // If we are already busy, return so as not to screw it up
        if (g_ucCOMM_Flags & COMM_TX_BUSY)
234
235
            return;
236
237
        // Indicate in the status register that we are now busy
238
        g_ucCOMM_Flags |= COMM_TX_BUSY;
        P_RX_IE \&= RX_PIN;
239
240
        // Calculate the parity bit prior to transmission
241
        ucParityBit = 0;
242
        for (ucBitIdx = 0; ucBitIdx < 8; ucBitIdx++)
243
244
            ucParityBit ^= ((ucTXChar & 0x01) >> ucBitIdx);
245
246
247
        // Reset the bit count so the ISR knows how many bits left to send
248
        ucTXBitsLeft = 0x0A;
249
250
251
        TA0CCR0 = g_unCOMM_BaudRateControl;
252
253
        // Starts the counter in 'Up-Mode'
254
        TACTL \mid = TACLR \mid MC_1;
255
256
        // Transmission loop which controls the UART timing for byte transmission
257
        while (g_ucCOMM_Flags & COMM_TX_BUSY)
258
             switch (ucTXBitsLeft)
259
260
261
                 case 0x00:
                     // Last bit is stop bit, return to idle state
262
                     P_TX_OUT \mid = TX_PIN;
263
264
                     g\_ucCOMM\_Flags \&= ^COMM\_TX\_BUSY;
265
                 break;
266
                 case 0x01:
267
268
                     if (ucParityBit)
269
                         P_TX_OUT \mid = TX_PIN;
270
                         P_TX_OUT &= ~TX_PIN;
271
272
                 break;
273
274
275
                     // First bit is start bit
                     P_TX_OUT &= ~TX_PIN;
276
277
                 break;
278
```

```
default:
279
                   // For data bits, mask to get correct value and the shift for next time
280
281
                   if (ucTXChar & 0x01)
282
                      P_TX_OUT \mid = TX_PIN;
283
284
                      P_TX_OUT &= ~TX_PIN;
285
                   ucTXChar >>= 1;
286
               break;
287
           }
288
           __bis_SR_register(GIE + LPM0_bits);
289
290
291
           // Decrement the total bit count
292
           ucTXBitsLeft --;
293
       }
294
295
       P_RX_IE \mid = RX_PIN;
296
297
       // Stop the timer and show we are done
       TACTL &= ^{\sim} (MC0 | MC1 | TAIFG);
298
299 }
                                       receiveByte Function
   title
302 //! \brief Receives a byte via the software UART
303 //!
304 //!
         \param none
305 //!
         \return error code
         \sa TIMERA0_ISR(), vCOMM_Init()
308 uint8 ucCOMM_ReceiveByte(void)
309 {
310
       uint8 ucRXBitsLeft;
       uint8 ucParityBit; // The calculated parity bit
311
       uint8 ucRxParityBit; // The received parity bit
312
       uint8 ucBitIdx;
313
314
315
       ucRXBitsLeft = 0x09;
316
317
       LPMO; //wait for start bit
318
       P_RX_IE &= ~RX_PIN; // Disable interrupts on the RX line
319
320
       TACTL = (TASSEL_2 \mid TACLR);
       TACCTL0 &= ^{\sim}CCIE;
321
322
       // Start timer and delay for half a bit
323
324
       TACCR0 = g_unCOMM_BaudRateDelayControl;
325
       TACTL \mid = MC_1;
326
       while (!(TACTL & TAIFG));
327
       TACTL &= ~TAIFG;
328
329
       // Set up timer for comm. at the baud rate
       TACTL = (TASSEL_2 \mid TACLR);
330
331
       TACCTL0 = CCIE;
332
       TACCR0 = g_unCOMM_BaudRateControl;
333
334
       // Start the timer
335
       TACTL \mid = MC_{-1};
336
       while (g_ucCOMM_Flags & COMM_RX_BUSY)
337
```

```
338
        {
            switch (ucRXBitsLeft)
339
340
341
                 case 0x00:
342
                     // There are no bits left, so lets reset all the values and stop timer
343
                     TACTL &= ^{\sim} (MC0 | MC1);
344
                     P_RX_IE = RX_PIN;
345
                     P_RX_IFG \&= RX_PIN;
346
                     g\_ucCOMM\_Flags \ \&= \ \tilde{\ }COMM\_RX\_BUSY;
347
                 break;
348
                     // Parity Bit
349
350
                 case 0x01:
351
                     P5OUT \hat{} = BIT2;
                     if (P_RX_IN & RX_PIN)
352
353
                         ucRxParityBit = 1;
354
                     else
355
                         ucRxParityBit = 0;
356
                     LPM0;
357
                 break;
358
359
                     // Last data bit no shift
360
                 case 0x02:
361
                     P5OUT \hat{} BIT2;
362
                     if (P_RX_IN & RX_PIN)
                          g_ucaRXBuffer[g_ucRXBufferIndex] = 0x80;
363
364
                          g_ucaRXBuffer[g_ucRXBufferIndex] &= ~0x80;
365
                     LPM0;
366
367
                 break;
368
                 default:
369
                     P5OUT ^= BIT2:
370
                     if (P_RX_IN & RX_PIN)
371
372
                          g_ucaRXBuffer[g_ucRXBufferIndex] |= 0x80;
373
                          g_ucaRXBuffer[g_ucRXBufferIndex] &= ~0x80;
374
                     g_ucaRXBuffer[g_ucRXBufferIndex] >>= 1;
375
376
                     LPM0;
377
                 break;
378
379
380
            ucRXBitsLeft --;
381
382
383
                                  // Increment index for next byte
        g_ucRXBufferIndex++;
384
385
386
        // Check Parity
387
        ucParityBit = 0;
388
        for (ucBitIdx = 0; ucBitIdx < 8; ucBitIdx++)
389
        {
390
            ucParityBit ^= ((g_ucaRXBuffer[g_ucRXBufferIndex] & 0x01) >> ucBitIdx);
391
392
        // ToDo move the parity check to the read from buffer function, leave the comm simple
393
        if (ucParityBit != ucRxParityBit)
394 //
395 //
            return COMM_PARITY_ERR;
396
397
        if (ucParityBit != ucRxParityBit)
398
            g_ucCOMM_Flags |= COMM_PARITY_ERR;
399
```

```
400 return COMMOK; 401 402 }
```

## B.2 comm.c (Current Revision)

The following code provides the reduced Timer A0 interrupt service routine which handles the waking of the MCU from LPM0.

#### Timer0 A0 ISR

```
title
683 #pragma vector=TIMERA0_VECTOR
684 __interrupt void TIMERA0_ISR(void)
685 {
686
687    if (g_ucCOMM_Flags & COMM_RUNNING)
688    {
689         __bic_SR_register_on_exit(LPM4_bits);
690    }
691
692 }
```

## B.3 comm.h (Previous Revision)

This following code demonstrates the hard-coded definitions for the baud rate delay values.

```
96 #define BAUD_115200_DELAY 0x000E//Slightly low to account for the set-up cycles that we
       delayed. At these times that's necessary...
97 //! \def BAUD_57600_DELAY
98 //! \brief Timer 0 count for specific data rate delay, computed for 4Mhz SMCLK.
99 #define BAUD_57600_DELAY
                               0x0037
100 //! \def BAUD_19200_DELAY
101 //! brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
102 #define BAUD_19200_DELAY
                               0 \times 0068
103 //! \def BAUD_9600_DELAY
104 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
105 #define BAUD_9600_DELAY
                               0x00A3
106 //! \def BAUD_9600_DELAY
107 //! brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
```

#### B.4 comm.h (Current Revision)

The following code demonstrates the current definitions for the baud rate delay values which utilizes the generalized delay cycle calculation formula.

```
title

97 //! \def BAUD_115200_DELAY

98 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.

99 #define BAUD_115200_DELAY BAUD_115200 + BAUD_115200/2 - 37 //0x0010//Slightly low to account for the set-up cycles that we delayed. At these times that's necessary...

100 //! \def BAUD_57600_DELAY

101 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.

102 #define BAUD_57600_DELAY BAUD_57600/2 - 36

103 //! \def BAUD_19200_DELAY

104 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.

105 #define BAUD_19200_DELAY BAUD_19200/2 - 36

106 //! \def BAUD_9600_DELAY
```

```
107 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.  
108 #define BAUD_9600_DELAY BAUD_9600 + BAUD_9600/2 - 36  
109 //! \def BAUD_9600_DELAY  
110 //! \brief Timer count for specific data rate delay, computed for 4Mhz SMCLK.
```