




PRELIMINARY DATA

5.1	Introduction	41
5.2	Exception handling	41

PRELIMINARY DATA



The flow chart, *Figure 1*, contains a number of functions which abstract out some the details. Those functions are described in this section. Starting with those used in



PRELIMINARY DATA

3.5 Architectural state


interrupts
during interrupts
during debug interrupts
used during debug

PRELIMINARY DATA





PRELIMINARY DATA



STMicroelectronics Ltd. Confidential

ADCS 7345681

ST220 Instruction Set Architecture

$R_{idest} \leftarrow \text{Register}(\text{result});$

The function Register (

Immediate**andc $R_{idest} = R$**

and $B_{ibdest} = R_{src1}$

bswap Register

bswap $R_{\text{dest}} = R_{\text{src2}}$

Semantics:

Description:

Byte swap

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

cmpeq Register - Register

cmpeq $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

s	00	0	1	0	0000	dest	src2	src1
31	30	29	28	27	26	25	24	21
								20

Semantics:

Description:

Test for equality

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.



cmpne Register - Immediate

cmpne R = R , isrc2

s 00 1 1 0 0001 isrc2 idest src1

Semantics:

Description:Test for inequality**Restrictions:**No address/bundle restrictions.No latency constrain

goto Link Register

goto LR

Semantics:

Description:

immr

immr imm

Semantics:

Description:

Long immediate for next syllable

Restri BT /.7

maxu Immediate

maxu $R_{idest} = R_{src1}, isrc2$

Semantics:

Description:

Unsigned maximum

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

minu



Semantics:

operation: ZeroExtend 32(R_{src1});
 operation: ZeroExtend 32(Imm(isrc2));
 IF (operan-1 < operan-2)
 result = operan-1; Tj0 -i07r70 7.78.t

Description:

Unsigned minimum

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

mulh

mulhh Register

mulhh $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

s	00	0	0	11101		dest		src2		src1					
31	30	29	28	27	26	25	21	20	18	17	12	11	6	5	0

Semantics:

operand1 \leftarrow SignExtend

Description:

Upper-half-word by upper-half-word signed multiply

Restrictions:

Must be encoded at odd word addresses.

Cannot write the link register (LR).

This instruction must be followed by 2 bundles before R_{dest} can be read.

Exceptions:

None.

mulhhu Immediate
mulhhu $R_{idest} = R$

mulhs

mulhu Register

mulhu $R_{\text{dest}} = R$, R_{src2}

s		00	0	0	11000			dest		src2		src1			
31	30	29	28	27	26	25	21	20	18	17	12	11	6	5	0

Semantics:

operand1 \leftarrow ZeroExtend ₃₂ (R _{src1});	
operand2 \leftarrow SignExtend ₃₂	
	(operand2 >> 16
\leftarrow	

Description:

Word by upper-half-word unsigned multiply

Restrictions:

Must be encoded at odd word addresses.

Cannot write the link register (LR).

This instruction must be followed by 2 bundles before R_{dest} can be read.

Exceptions:

None.

二

三



nandl Register - Register

nandl $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

s 00 0 1 0 1011 dest src2 src1

Semantics:

Description:

Logical nand

Restrictions:

No address/bundle restrictions.


No latency constraints.

Exceptions:

None.

ori Register - Register

ori R_{dest} src2



Semantics:

Description:

Logical or

Restrictions:

- No address/bundle restrictions.
- No latency constraints.


Exceptions:

None.



prgins

prgins



Semantics:

PurgeIns();

Description:

Purge the instruction cache


Restrictions:

- Must be the first syllable of a bundle.
- Must be followed by 3 bundles delay before issuing a syncins operation
- No latency constraints.

Exceptions:

None.





sh1add Register

sh1add $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

s	00	0	0	00101	dest	src2	src1
31	30	29	28	27	26	25	21
							20

Semantics:

Description:

Shift left one and accumulate

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.



shl Register

shl $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

s 00 0 0 00010 dest src2 src1

Semantics:

Description:

Shift left

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

shru

shru $R_{\text{dest}} = R_{\text{src1}}, R_{\text{src2}}$

31 30 29 28 27 26 25 21 20 18 17 12 11

Semantics:

Description:

Logical shift right

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.



slctf Immediate

slctf $R_{idest} = B_{scond}, R_{src1}, isrc2$

stb

stb isrc2[R_{src1}] = R_{src2}

Semantics:

Description:

Store byte

Restrictions:

Uses the load/store unit, for which only operation is allowed per bundle.

No latency constraints.

Exceptions:

sub Register

sub $R_{\text{dest}} = R_{\text{src2}}, R_{\text{src1}}$

s	00	0	0	00001		dest		src2		src1	
31	30	29	28	27	26	25	24	23	22	21	20
										19	18
										17	16
										15	14
										13	12
										11	10
										9	8
										7	6
										5	4
										3	2
										1	0

Semantics:

```

operand2 ← SignExtend32(Rsrc2);
operand1 ← SignExtend32(Rsrc1);
result ← result

```

Description:

Subtract

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

sub Immediate

sub R_{idest}

sxth Register

sxth $R_{\text{dest}} = R_{\text{src2}}$


Semantics:

--	--	--	--	--	--

--	--	--	--	--	--



PRELIMINARY DATA



Specific immediate extension, selects, extended arithmetic
Memory load, store
Control transfer



PRELIMINARY DATA

