

5.1	Introduction	41
5.2	Exception handling	41







The flow chart, $Figure\ 1$, contains a number of functions which abstract out some the details. Those functions are described in this section. Starting with those used in

3.5 Architectural state

nerrupts aring interrupts during debug interrupts vused during debug



TA®STMicroelectronics Ltd. Confidential



 $\textbf{R}_{idest} \leftarrow \textbf{Register(result);}$

The function Register (

Immediate

andc R_{idest} = R

andl B_{ibdest} = R_{src1}

bswap Register

bswap R_{dest} = R_{src2}

Semantics:

Description:

Byte swap

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

cmpeq Register - Register

cmpeq $R_{dest} = R_{src1}$, R_{src2}

s 00 0 1 0 0000 dest src2 src1

Semantics:

Description:

Test for equality


Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.





cmpne Register - Immediate

s 00 1 1 0 0001 isrc2 idest src1

Semantics:

Description: Test for inequality **Restrictions:** No address/bundle restrictions. No latency constrain

goto Link Register

goto LR

Semantics:

Description:

immr

immr imm


Semantics:

Description:

Long immediate for next syllable

Restri BT /.7

118 Operations



maxu Immediate

 $maxu R_{idest} = R_{src1}$, isrc2

Semantics:

Description:


Unsigned maximum

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:



minu

	idest	src1
s 00 1 0 10011	ign? ideat on 1	

5 0 31 30 29 28 27 26 25 21 20 12

Semantics:

```
_{32}(R_{src1});
operazieroExtend
                        32(Imm(isrc2));
operaziezoExtend
IF (operan-1 < operan-2)
       resüloperan-1;Tj0-i07r707.78.t
```

Description:

Unsigned minimum

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

mulh

mulhh Register

mulhh $R_{dest} = R_{src1}, R_{src2}$

Semantics:

operand1 ← SignExtend

Description:

Upper-half-word by upper-half-word signed multiply

Restrictions:

Must be encoded at odd word addresses.

Cannot write the link register (LR).

This instruction must be followed by 2 bundles before $R_{\mbox{\scriptsize dest}}$ can be read.

Exceptions:



mulhs

mulhu Register

mulhu $R_{dest} = R$, R_{src2}

S		00	0	0	11000			dest	src2	2	sr	c1
31	30	29	27	26	25	20	17	12	-	9	2	0

Semantics:

```
\begin{array}{c} \text{operand1} \leftarrow \text{ZeroExtend}_{32}(\text{R}_{\text{src1}});\\ \text{operand2} \leftarrow \text{SignExtend}_{32} \\ &\leftarrow \\ \end{array} \\ \begin{array}{c} \text{(operand2} >> 16} \\ \leftarrow \end{array}
```

Description:

Word by upper-half-word unsigned multiply


Restrictions:

Must be encoded at odd word addresses.

Cannot write the link register (LR).

This instruction must be followed by 2 bundles before $R_{\mbox{\scriptsize dest}}$ can be read.

Exceptions:





nandl Register - Register

nandl $R_{dest} = R_{src1}, R_{src2}$

s 00 0 1 0 1011

dest

src2

src1

Semantics:

Description:

Logical nand

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

160 Operations

orl Register - Register

orl R_{dest} src2

s 00 0 1 0 1100 dest src2 src1 \(\times \(\times \) \

Semantics:

Description:

Logical or

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:



prgins

prgins

S		01	1111100		
31	30	29 28	27	20	0

Semantics:

PurgeIns();

Description:

Purge the instruction cache


Restrictions:

Must be the first syllable of a bundle.

Must be followed by 3 bundles delay before issuing a syncins operation

No latency constraints.

Exceptions:



 $STM icroelectronics\ Ltd.\ Confidential$

sh1add Register

$sh1add R_{dest} = R_{src1}, R_{src2}$

s 00 0 0 00101 dest src2 src1 $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$ $\frac{8}{5}$

Semantics:

Description:

Shift left one and accumulate

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

shI
$$R_{dest} = R_{src1}, R_{src2}$$

s 00 0 0 00010 dest src2 src1

Semantics:

Description:

Shift left

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

shru

shru
$$R_{dest} = R_{src1}$$
, R_{src2}

31 30 28 28 27 27 26 25 21 20 18 17 7 7

Semantics:

Description:

Logical shift right

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

sictf Immediate

$$slctf R_{idest} = B_{scond}, R_{src1}, isrc2$$

stb

stb isrc2[
$$R_{src1}$$
] = R_{src2}

Semantics:

Description:

Store byte

Restrictions:

Uses the load/store unit, for which only operation is allowed per bundle.

No latency constraints.

Exceptions:

sub Register

sub $R_{dest} = R_{src2}$, R_{src1}

```
s 00 0 0 00001 dest src2 src1 \approx 8 8 8 8 8 8 8 8 8 8 0 \approx 0 0 \approx 0 0 \approx 0 0 \approx 0 0 0 \approx 0 0 \approx 0 0 0 0 \approx 0 0 0
```

Semantics:

```
\begin{aligned} & \text{operand2} \leftarrow \text{SignExtend}_{32}(\text{R}_{\text{src2}}); \\ & \text{operand1} \leftarrow \text{SignExtend}_{32}(\text{R}_{\text{src1}}); \\ & \text{result} \leftarrow \text{result} \end{aligned}
```

Description:

Subtract

Restrictions:

No address/bundle restrictions.

No latency constraints.

Exceptions:

None.

sub Immediate

sub R_{idest}

 $sxth R_{dest} = R_{src2}$

Semantics:





Specific immediate extension, selects, extended arithmetic

Memory load, store

Control transfer

PRELIMINARY DATA