







A



B



C



D






Title: *Main Schematic*

Description:


Name: *A. Kalberer* Checked: *Size: *A4* Number: * Revision: *0.1*Date: *28.09.2016* Time: *16:33:19* Sheet *1* of *2*File: *D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_ControllerBoard*

NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland


A



Output: 2.5V max. 3A



Output: 1.2V max. 3A



Title: Power Supply Main PCB

Description: Power Supply

Name: A. Kalberer Checked: *


Size: A4 Number: * Revision: 0.1

Date: 28.09.2016 Time: 16:33:19 Sheet 2 of 2

File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_PowerSupply.Sch



NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland



1



2

3

4


A

A




B

B



C

C



D

D

Title: Analog Out Level Shifter

Description: +/-10V level shifter for analog out



Name: A. Kalberer Checked: *

Size: A4 Number: * Revision: 0.1

Date: 28.09.2016 Time: 16:33:19 Sheet * of *

NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland
File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_AnalogOutLevel

1

2

3

4






DRV_EXT_CON



	DRV_EXT_CON
ENC_A1	DRV_EXT_CON.ENC_A1
ENC_B1	DRV_EXT_CON.ENC_B1
ENC_A2	DRV_EXT_CON.ENC_A2
ENC_B2	DRV_EXT_CON.ENC_B2
ENC_A3	DRV_EXT_CON.ENC_A3
ENC_B3	DRV_EXT_CON.ENC_B3
ENC_A4	DRV_EXT_CON.ENC_A4
ENC_B4	DRV_EXT_CON.ENC_B4
ENC_A5	DRV_EXT_CON.ENC_A5
ENC_B5	DRV_EXT_CON.ENC_B5
ENC_A6	DRV_EXT_CON.ENC_A6
ENC_B6	DRV_EXT_CON.ENC_B6
ENC_A7	DRV_EXT_CON.ENC_A7
ENC_B7	DRV_EXT_CON.ENC_B7
ENC_A8	DRV_EXT_CON.ENC_A8
ENC_B8	DRV_EXT_CON.ENC_B8
ENABLE_DRV	DRV_EXT_CON.ENABLE_DRV
READY_DRV_1	DRV_EXT_CON.READY_DRV_1
READY_DRV_2	DRV_EXT_CON.READY_DRV_2
READY_DRV_3	DRV_EXT_CON.READY_DRV_3
READY_DRV_4	DRV_EXT_CON.READY_DRV_4
READY_DRV_5	DRV_EXT_CON.READY_DRV_5
READY_DRV_6	DRV_EXT_CON.READY_DRV_6
READY_DRV_7	DRV_EXT_CON.READY_DRV_7
READY_DRV_8	DRV_EXT_CON.READY_DRV_8
PWM_1	DRV_EXT_CON.PWM_1
PWM_2	DRV_EXT_CON.PWM_2
PWM_3	DRV_EXT_CON.PWM_3
PWM_4	DRV_EXT_CON.PWM_4
PWM_5	DRV_EXT_CON.PWM_5
PWM_6	DRV_EXT_CON.PWM_6
PWM_7	DRV_EXT_CON.PWM_7
PWM_8	DRV_EXT_CON.PWM_8
IO_1	DRV_EXT_CON.IO_1
IO_2	DRV_EXT_CON.IO_2
IO_3	DRV_EXT_CON.IO_3
IO_4	DRV_EXT_CON.IO_4
IO_5	DRV_EXT_CON.IO_5
IO_6	DRV_EXT_CON.IO_6
IO_7	DRV_EXT_CON.IO_7
IO_8	DRV_EXT_CON.IO_8

DRV_AOUT_H

	DRV_AOUT_H
AOUT_H_A1	DRV_AOUT_H.AOUT_H_A1
AOUT_H_A2	DRV_AOUT_H.AOUT_H_A2
AOUT_H_A3	DRV_AOUT_H.AOUT_H_A3
AOUT_H_A4	DRV_AOUT_H.AOUT_H_A4
AOUT_H_A5	DRV_AOUT_H.AOUT_H_A5
AOUT_H_A6	DRV_AOUT_H.AOUT_H_A6
AOUT_H_A7	DRV_AOUT_H.AOUT_H_A7
AOUT_H_A8	DRV_AOUT_H.AOUT_H_A8



Title: *

Description: *

Name: * Checked: *

Size: A4 Number: * Revision: *

Date: 28.09.2016 Time: 16:33:19 Sheet * of *



NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_DriveConnector.3




1

2

3



4

A




A
FPGA_Config_SOM

B



B
MI

C



C
SPI_SOM_FPGA

D

Title: <i>FPGA Overview</i>		NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS
Description:		
Name:	<i>A. Kalberer</i>	Checked: *
Size:	<i>A4</i>	Number: * Revision: <i>0.1</i>
Date:	<i>28.09.2016</i>	Time: <i>16:33:19</i> Sheet * of *
File:	<i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA.SchDoc</i>	


1

2

3


4

A




A

B



B

C





C

D


Title: <i>FPGA Clock</i>		 NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS	
Description: *			
Name:	<i>A. Kalberer</i>		Checked: *
Size:	<i>A4</i>		Number: * Revision: *
Date:	<i>28.09.2016</i>		Time: <i>16:33:19</i> Sheet * of *
File: <i>D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Clk.SchD</i>			

1 2 3 4



MSEL[0..2]: Config PS-Mode (0 0 0) see Cyclone IV Handbook page 173


1 2 3 4

B**JTAG****C****D**

Title:	FPGA Config	
Description:		
Name:	A. Kalberer	Checked: *
Size:	A4	Number: * Revision: *
Date:	28.09.2016	Time: 16:33:19 Sheet * of *
File:	D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Config.Sch	

NTB
INTERSTAATLICHE HOCHSCHULE
FÜR TECHNIK BUCHS


NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland



Title:	FPGA IO	
Description:	*	
Name:	A. Kalberer	Checked: *
Size:	A3	Number: * Revision: *
Date:	28.09.2016	Time: 16:33:19 Sheet * of *
File:	D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_IO_SchDoc	

NTB
INTERSTAATLICHE HOCHSCHULE
FÜR TECHNIK BUCHS





NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland



Title:	*					
Description:	*					
Name:	*	Checked:	*			
Size:	A3	Number:	*	Revision:	*	
Date:	28.09.2016	Time:	16:33:19	Sheet:	*	of *
File:	D:\work\PATHOS\SVN03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA.IO					

NTB
INTERSTAATLICHE HOCHSCHULE
FÜR TECHNIK BUCHS

NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland


Title: *FPGA SOM Memory Interface*

Description: *


Name: *A. Kalberer* Checked: *Size: *A4* Number: * Revision: *Date: *28.09.2016* Time: *16:33:19* Sheet * of *

9471 Buchs Switzerland

File: *D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_FPGA_Memory*




A



A

B



B

C

C

D

D

Title: Power Switch Schematic



Description: Power-, Reset-, Recovery-Circuit

Name: A. Kalberer Checked: *


Size: A4 Number: * Revision: *

Date: 28.09.2016 Time: 16:33:20 Sheet * of *


NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_PowerSwitch.Sch




A



B



C



Title: SOM Main Schematic

Description:

Name: A. Kalberer Checked: *

Size: A4 Number: * Revision: *


Date: 28.09.2016 Time: 16:33:20 Sheet * of *




NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM.SchDoc


A



B



C






Title: *		
Description: *		
Name: *	Checked: *	
Size: A4	Number: *	Revision: *
Date: 28.09.2016	Time: 16:33:20	Sheet * of *
File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_CAN.SchD		

NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS
NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

V3.3

DGND


DGND

**Power - Ethernet**Title: *Ethernet to SOM*

Description: *

Name: *A. Kalberer* Checked: *Size: *A4* Number: * Revision: *Date: *28.09.2016* Time: *16:33:20* Sheet * of *File: *D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_Ethernet.SchDoc*


NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland




A

V3.3

DGND



B



C

D

Title: SOM Power Supply

Description: *

Name: A. Kalberer Checked: *

Size: A4 Number: * Revision: 0.1



Date: 28.09.2016 Time: 16:33:20 Sheet * of *

NTB
INTERSTAATLICHE HOCHSCHULE
FÜR TECHNIK BUCHS



NTB Interstate University of Applied Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

File: D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_Power.Sch


A



B



C



D

Title: *UART Connectors*


Description:



NTB Interstate University of Applied
Sciences of Technology Buchs
Werdenbergstrasse 4
9471 Buchs Switzerland

Name: *A. Kalberer* Checked: *Size: *A4* Number: * Revision: *Date: *28.09.2016* Time: *16:33:20* Sheet * of *File: *D:\work\PATHOS\SVN\03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS_SOM_UART.Sch*

V5.0 → V5.0
 V3.3 → V3.3
 DGND → DGND



Title: *		NTB INTERSTAATLICHE HOCHSCHULE FÜR TECHNIK BUCHS
Description: *		
Name: *	Checked: *	
Size: A3	Number: *	Revision: *
Date: 28.09.2016	Time: 16:33:20	Sheet * of *
File: D:\work\PATHOS\SVN03_Artworks\Panels\Electronics\ControllerBoardExp\AltiumFiles\PATHOS SOM USB.SchDoc		

PATHOS ControllerBoard
v2.0 2016-03

