

# **HW4 REPORT**


Ömer Faruk Bitikçioğlu - 161044010




I have already implemented ALU in the previous homework. In this homework I implemented the other components. Main control, ALU control and sign extend works correctly. But I am not sure about the register and data parts. When I connect all the components it didn't read instructions and compute anything. Unfortunately, I didn't have time to fix this issue.

I add the designs and calculations below. Also, you can check all my Verilog codes by using the .qar file.

# **Main Control**






#### **Control Unit Testbench**

```
# time = 0, opcode= 0000, RegDst=1, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 110
# time = 20, opcode= 0001, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 000
# time = 40, opcode= 0010, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 001
# time = 60, opcode= 0011, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 010
# time = 80, opcode= 0100, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 011
# time = 100, opcode= 0101, RegDst=0, Branch=1, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=0, RegWrite=0, ALUOp= 100
# time = 120, opcode= 0110, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=0, RegWrite=0, ALUOp= 100
# time = 140, opcode= 0111, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 101
# time = 160, opcode= 1000, RegDst=0, Branch=0, BranchN=0, MemRead=1, MemtoReg=1, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 000
# time = 180, opcode= 1001, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 000
# time = 180, opcode= 1001, RegDst=0, Branch=0, BranchN=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=1, ALUOp= 000
```

# **ALU Control**

Instruction	opcode	P2P1 PO ALVOP	F2F1F0 Function	Desired ALU action	C1 C1 CO  ALU control
AND	0000	X 110	000	and	1110 -
ADD	0000	110	001	add	000
SUB	2000	1110	010	sub	04.0
XOR	0000	0110	011	хог	001
NOR	0000	Ø 110	100	Nor	101
OR	0000	Q110	101	٥٢	201 -
ADDI	2001	000	XXX	add	500
ANDI	0010	λ 901	XXX	and	160 -
	0011	0010	XXX	er	001 -
ORI	0100	Ø 011	XXX	nor	101
NORI	0101	1100	XXX	sub	000 -
BEQ		100	XXX	sub	000 -
BNE	0110		XXX	s\+	100
SLTI	0111	/ 101	· xxx	add	000
LW	1000	000		666	000
SW	1001	000	-	- and and the same of the same and the same	
SW	1001		XXX c1= P2P1 (F2'F6	add 0'+ F2F0) + P2'(	



#### **ALU control testbench**

```
# time = 0, ALUOp= 110, func= 000, ALUctr= 110
# time = 20, ALUOp= 110, func= 001, ALUctr= 000
# time = 40, ALUOp= 110, func= 010, ALUctr= 010
# time = 60, ALUOp= 110, func= 011, ALUctr= 001
# time = 80, ALUOp= 110, func= 100, ALUCtr= 101
# time = 100, ALUOp= 110, func= 101, ALUCtr= 111
# time = 120, ALUOp= 000, func= 000, ALUCtr= 110
# time = 140, ALUOp= 001, func= 000, ALUCtr= 110
# time = 160, ALUOp= 010, func= 000, ALUCtr= 111
# time = 180, ALUOp= 011, func= 000, ALUCtr= 101
# time = 200, ALUOp= 100, func= 000, ALUCtr= 101
# time = 240, ALUOp= 101, func= 000, ALUCtr= 010
# time = 240, ALUOp= 101, func= 000, ALUCtr= 100
# time = 260, ALUOp= 000, func= 000, ALUCtr= 000
```

### **Sign Extend Testbench**

## Testbench of the broken processor:

```
# RS Content:
# ---CONTROL SIGNALS--
                                         xxx, RT Content:
 RegDst: x, Branch: x, BranchN: x, MemRead: x, MemtoReg: x, ALUOp: xxx, MemWrite: x, ALUsrc: x, RegWrite: x,
# PC : x , clock :1
# Instruction: xxxxxxxxxxxxxxxx,
# RS Content:
                                          xxx, RT Content:
                                                                                        xxx, RD Content:
                                                                                                                                       XXX
  ---CONTROL SIGNALS---
# RegDst: x, Branch: x, BranchN: x, MemRead: x, MemtoReg: x, ALUOp: xxx, MemWrite: x, ALUsrc: x, RegWrite: x,
        x , clock :0
 # RS Content:
# ---CONTROL SIGNALS---
                                         xxx, RT Content:
                                                                                        xxx, RD Content:
                                                                                                                                       xxx
# RegDst: x, Branch: x, BranchN: x, MemRead: x, MemtoReg: x, ALUOp: xxx, MemWrite: x, ALUsrc: x, RegWrite: x,
# PC: x , clock:1
```