

SYCL in Al

Andrew

Mehdi

Alastair

Gordon

Codeplay Software

10 November 2021

Outline

- Introduction: How it fits together: Andrew Richards
- From Al graph to SYCL/oneAPI: Mehdi Goli (VP R&D)
 - ONNX flow: Simplified so you can see how it works
 - TensorFlow+Eigen flow: Large scale demonstration
- From SYCL to the hardware: Alastair Murray (VP Product)
 - Using a simple sample "AI accelerator" based on RISC-V cores
- SYCL/oneAPI in Exascale HPC: Gordon Brown (Principal PO)
 - This is using existing supercomputer GPUs from multiple vendors
- Q&A

The stack: deep-dive

- We are going to go top-to-bottom from Al software down to heterogeneous hardware
- We are combining scale, customization and performance
 - Scale: supporting a large range of operations and large number of developers
 - Customization: you can write your own operations & design your own chips
 - Performance: you can use the full hardware features to achieve performance
- The examples will all be simplified:
 - Simplified AI software: so you can see how to write your own software
 - Simplified AI hardware: so you can see how to map to your own hardware

SYCL


- Open standard API introduced by Khronos
 - Uses ISO standard C++ code
- Provides single-source programming model for accelerator processors
- Allow accessing both high-level and low-level code
- Suitable for graph model programming by tracking kernel dependency
- Multiple implementations
 - ComputeCPP
 - DPC++
 - hipSYCL
- Programming model
 - Kernel Scope
 - Command group scope
 - Application Scope





Support for different hardware

- Allows to use multiple implementations of SYCL
- Supports a wide variety of hardware
- Allows to reuse the optimized kernels across new platforms




A SYCL-Based AI Stack

Standardsbased software


C++ and integrated libraries

C++
platform

Hardwar e



Combining Scale with Performance



What Codeplay Provide

• Ecosystem services:

- Developer support & training for industry standards
- Free tools to help build out an open ecosystem
- Open-source software development & maintenance

• Silicon enablement:

- Modular technology that lets you accelerate the ecosystem on your hardware
- Documentation to show you how to map your hardware to the ecosystem
- Services to help you with integration

• Functional safety:

To help bring this acceleration technology to applications that require safety

From Al graph to SYCL/oneAPI

Mehdi Goli (VP R&D)

Deep Learning Challenges

- Diversity of Technologies and Techniques
- Migrating between DL framework
- Multiple implementations of Same algorithms
- Maintainability of various version of low-level backend/libraries integrated in existing high-level frameworks
- Hardcoded implementation of Inference engines for a restricted set of hardware


Open Neural Network Exchange (ONNX)

- Open-Source project for Al model
- Provide an interoperable
 Open standard format of ML and DL
- ONNX building Block
 - Computational Graph model
 - Standard date types
 - Built-in operators




ONNX Runtime

- ONNX Runtime
 - Implement ONNX specification as a runtime toolchain
 - Aims to Accelerate DL Inference
 - Targets high performance and interoperability across various platforms
 - Currently has a CPU, Cuda, OpenVINO, DNNL and TensorRT backend




ONNX Runtime

- Fallback onto the CPU execution provider for undefined operators
- Ability to add custom operations
- Graph level optimizations to improve the overall network
- Need to implement all the operators when supporting a new platform
- Inability to use existing optimized kernels across different platforms



SYCL Execution provider

- Allows to use multiple implementations of SYCL
- Allows to reuse the optimized kernels across new platforms
- Allows to use existing optimized libraries like Eigen-SYCL, SYCL-BLAS, SYCL-DNN, oneMKL, and oneDNN
- Takes advantage of the graph optimizations available in ONNX Runtime



SYCL Features used for Al Graph

- SYCL programming model
 - C++ Template Meta programming
 - std::enable_if
 - If constexpr
 - Constexpr variable/functions
- SYCL runtime optimization
 - Scheduler DAG
 - Map a queue to multiple Internal low-level queue
- SYCL memory model
 - Place-holder accessor
 - On Chip Memory
 - USM-buffer interop
- Cross-platform performance portability
 - Reconfigurable SYCL Code
 - SYCL interoperability
 - OpenCL
 - CUDA


SYCL Programming Model

- C++ feature support is a must for Eigen framework integration.
- Eigen's kernels follow a heavily C++template-based expression tree model
 - SYCL can dispatch device kernels from C++ applications, similar to CUDA, etc.
 - OpenCL 1.2 does not support C++
 - OpenCL 2.1 does support C++ templates inside the kernel
- Eigen uses the single-source programming model for both CUDA and CPU.
 - SYCL supports single-source programming style
 - Use the same existing template code for both host and device
 - OpenCL needs to re-implement the backend and maintaining will be difficult

```
template <typename OutScalar, typename sycl kernel, typename Lhs,
          typename Rhs, typename OutPtr, typename Range, typename Index,
EIGEN_ALWAYS_INLINE void binary_kernel_launcher(const Lhs &lhs,
                                                const Rhs &rhs, OutPtr outptr,
                                                Range thread range,
                                                Index scratchSize,
                                                T... var) const {
 auto kernel_functor = [=](cl::sycl::handler &cgh) {
   lhs.bind(cgh);
   rhs.bind(cgh);
   outptr.bind(cgh);
   typedef cl::sycl::accessor<OutScalar, 1,
                               cl::sycl::access::mode::read write,
                               cl::sycl::access::target::local>
       LocalAccessor;
   LocalAccessor scratch(cl::sycl::range<1>(scratchSize), cgh);
    cgh.parallel for(
       thread range, sycl kernel(scratch, lhs, rhs, outptr, var...));
 cl::sycl::event e;
 EIGEN SYCL TRY CATCH(e = m queue.submit(kernel functor));
 async synchronize(e);
```

SYCL Runtime Optimization- Scheduler

- SYCL Data flow Graph
 - Buffer Memory only
 - Concurrent Execution of Conv2 and COnv1
- Frameworks
 - ONNX
 - TensorFlow
 - EIGEN
 - SYCL-BLAS
 - SYCL-DNN



SYCL Runtime Optimization-Internal Queues

- A SYCL queue can map to multiple low-level queues
 - Seamless map from the user point of view
 - ComputeCpp
 - DPC++ CUDA backend (in Progress)

```
common::Status SyclCopy(const Tensor& src, Tensor& dst, std::shared ptr<cl::sycl::queue> queue ) {
auto& src device = src.Location().device;
 auto& dst device = dst.Location().device;
 auto src bytes = src.SizeInBytes();
 auto dst_bytes_ = dst.SizeInBytes();
 assert(src_bytes_ == dst_bytes_ && "Size mismatch for SYCL Tensors");
 if (dst_device.Type() == OrtDevice::CPU && src_device.Type() != OrtDevice::CPU) {
  cl::sycl::buffer<T, 1>* src data = const cast<cl::sycl::buffer<T, 1>*>(src.Data<cl::sycl::buffer<T, 1>>());
  T* dst_data = dst.MutableData<T>();
   queue ->submit([&](cl::sycl::handler& cgh) {
          auto X_acc = cl::sycl::accessor<T, 1, cl::sycl::access::mode::read>(*src_data,
                                                                               cgh, cl::sycl::range<1>(src bytes / sizeof(T)),
           cgh.copy(X acc, dst data);
common::Status SYCLDataTransfer::CopyTensor(const Tensor& src, Tensor& dst, int /*exec queue id*/) const {
 switch (src.GetElementType()) {
  case ONNX NAMESPACE::TensorProto DataType FLOAT:
    return sycl::SyclCopy<float>(src, dst, queue_);
```

Data Transfer Operation

```
template <typename T>
Status Relu<T>::ComputeInternal(OpKernelContext* context) const {
 const Tensor* X = context->Input<Tensor>(0);
 Tensor* Y = context->Output(0, X->Shape());
 if (Y->Shape().Size() == 0)
   return Status::OK();
 const cl::sycl::buffer<T, 1> X_buffer = *X->template Ptr<cl::sycl::buffer<T, 1>>();
 cl::sycl::buffer<T, 1> Y buffer = *Y->template MutablePtr<cl::sycl::buffer<T, 1>>();
 size_t count = Y_buffer.size();
 auto queue = *Queue();
 Backend backend{queue};
 using DeviceMem = Backend::internal pointer type<T>;
 auto X = DeviceMem(X buffer, static cast<size t>(X->ByteOffset() / sizeof(T)));
 auto Y = DeviceMem(Y buffer, static cast<size t>(Y->ByteOffset() / sizeof(T)));
 snn::pointwise::launch<float, snn::pointwise::Relu, snn::pointwise::Forward>( X, _Y, count, backend);
 return Status::OK();
```

Launching Kernel Operations

SYCL Memory Model-OnChip Buffer

 Codeplay extension: Same SYCL copy function trigger the DMA transfer from an embedded device

```
template <typename Executor, typename element t>
inline typename Executor::policy t::event t slice(
   Executor& ex, blas::BufferIterator<element t, blas::codeplay policy> src,
   cl::sycl::buffer<element t, 1> onchipBuffer, size t size) {
 auto event =
     ex.get_policy_handler().get_queue().submit([&](cl::sycl::handler& cgh) {
        auto src acc = blas::get range accessor<cl::sycl::access::mode::read>(
           src, cgh, size);
        auto onchip acc =
           onchipBuffer
                .template get access<cl::sycl::access::mode::discard write>(
                    cgh);
        cgh.copy(src acc, onchip acc);
 return {event};
```

SYCL Memory Model-USM Buffer Interop

- USM -> C-style (CUDA-style) pointer
 - Pros:
 - Can be void*
 - Can be nullptr
 - Integrate easily with existing frameworks (TensorFlow/Eigen/ONNX/etc)
 - Support arithmetic operation on host
 - Cons:
 - User is responsible for Data Flow Dependency
- Buffer-> SYCL container
 - Cons:
 - Does not support Void*
 - Hard to integrate with existing framework
 - Cannot be nullptr
 - Cannot support arithmetic operation on Host
 - Pros:
 - SYCL runtime will take care of Data Flow Dependency
 - Better fit for embedded systems with custom allocator/hierarchy

- USM Buffer interop
 - Can be void*
 - Can be nullptr
 - Integrate easily with existing frameworks (TensorFlow/Eigen/ONNX/etc)
 - SYCL runtime will take care of Data Flow Dependency
 - Better fit for embedded systems with custom allocator/hierarchy

SYCL Memory Model-USM Buffer Interop

```
template <typename DataType, int DataLayout, typename IndexType>
static void test sigmoid sycl(const Eigen::SyclDevice &sycl device)
  IndexType sizeDim1 = 4;
  IndexType sizeDim2 = 4;
  IndexType sizeDim3 = 1;
  array<IndexType, 3> tensorRange = {{sizeDim1, sizeDim2, sizeDim3}};
  Tensor<DataType, 3, DataLayout, IndexType> in(tensorRange);
  Tensor<DataType, 3, DataLayout, IndexType> out(tensorRange);
  Tensor<DataType, 3, DataLayout, IndexType> out_cpu(tensorRange);
  in = in.random();
  DataType* gpu data1 = static cast<DataType*>(
                       sycl device.allocate(in.size()*sizeof(DataType)));
  DataType* gpu data2 = static cast<DataType*>(
                        sycl device.allocate(out.size()*sizeof(DataType)));
  TensorMap<Tensor<DataType, 3, DataLayout, IndexType>> gpu1(gpu data1, tensorRange);
  TensorMap<Tensor<DataType, 3, DataLayout, IndexType>> gpu2(gpu data2, tensorRange);
  sycl_device.memcpyHostToDevice(gpu_data1, in.data(),(in.size())*sizeof(DataType));
  gpu2.device(sycl_device) = gpu1.sigmoid();
  sycl device.memcpyDeviceToHost(out.data(), gpu data2,(out.size())*sizeof(DataType));
  out_cpu=in.sigmoid();
  for (int i = 0; i < in.size(); ++i) {</pre>
   VERIFY_IS_APPROX(out(i), out cpu(i));
```

```
class QueueInterface {
public:
 EIGEN_STRONG_INLINE void *allocate(size_t num_bytes) const {
 #if EIGEN MAX ALIGN BYTES > 0
   size_t align = num_bytes % EIGEN_MAX_ALIGN_BYTES;
   if (align > 0) {
     num bytes += EIGEN MAX ALIGN BYTES - align;
   std::lock guard<std::mutex> lock(pmapper mutex );
    return TensorSycl::internal::SYCLmalloc(num bytes, pMapper);
inline void *SYCLmalloc(size_t size, PointerMapper &pMap) {
 if (size == 0) {
    return nullptr;
 using buffer t = cl::sycl::buffer<buffer data type t, 1>;
 auto thePointer = pMap.add_pointer(buffer_t(cl::sycl::range<1>{size}));
 return static cast<void *>(thePointer);
```

SYCL as Cross-Platform Performance Portable Language

Reconfigurable Kernels

- Configurable parametric Tile
 - Register Usage
 - Device type
 - Cache line size
 - Item processed per thread
 - Subgroup size
- Building blocks
 - Load
 - Compute
 - Store

```
template <typename T, typename Index, bool TransposeLHS, bool TransposeRHS,
          int RowTile, int AccTile, int ColTile, bool CheckBounds>
struct MatmulKernel {
 MatmulKernel(ReadAccessor<T const> const& lhs,
              ReadAccessor<T const> const& rhs,
              ReadWriteAccessor<T> const& output, Index batches, Index m,
              Index k, Index n, T beta)
     : lhs_{lhs},
       rhs {rhs},
       output_{output},
       batches_{batches},
       m_{m}
       beta {beta} {}
  void SNN_ALWAYS_INLINE operator()(cl::sycl::nd_item<3> item) {
    for (; acc_idx < k_ - AccTile + 1; acc_idx += AccTile) {</pre>
          auto lhs_block =
             load_block<RowTile, AccTile, TransposeLHS>(lhs_ptr, lhs_ld);
         auto rhs block =
             load block<AccTile, ColTile, TransposeRHS>(rhs ptr, rhs ld);
         block_mmacc<false, false>(lhs_block, rhs_block, out_block);
         lhs ptr += lhs_step;
         rhs ptr += rhs step;
       store_block<RowTile, ColTile>(out_block, out_ptr, out_ld, valid_row,
                                      valid_col);
```

Auto Tuning Algorithm


- Per backendOptimization:
 - Kernel Selection: Clustering Method
 - Kernel
 Deployment:
 Classifier
 Algorithm


```
if ((float)m / k <= 0.27437641471624374) {
  if (m * n <= 12896) {
    if (batch * m * n <= 83968) {
      return LAUNCH(2, 4, 2, 8, 32, 1);
    } else {
      if ((float)m / k <= 0.06775882840156555) {
        return LAUNCH(4, 2, 4, 8, 16, 1);
      } else {
        return LAUNCH(2, 4, 2, 8, 32, 1);
  } else {
    if ((float)n / k <= 4.083333492279053) {
      if (k * m <= 4816896) {
        return LAUNCH(4, 2, 2, 1, 64, 1);
          return LAUNCH(2, 4, 2, 8, 32, 1);
          return LAUNCH(4, 2, 2, 1, 64, 1);
```


```
template <typename T, bool TransposeLHS, bool TransposeRHS>
SNNStatus launch(BaseMemObject<T const>& lhs, BaseMemObject<T const>& r
                BaseMemObject<T>& output, int batches, int m, int k, i
                T beta, cl::sycl::queue& queue) {
 auto device name =
      queue.get device().get info<cl::sycl::info::device::name>();
 if (device name.find("Fiji") != std::string::npos) {
   return launch_for_amd<T, TransposeLHS, TransposeRHS>(
       lhs, rhs, output, batches, m, k, n, beta, queue);
 if (device name.find("Intel(R) Gen9 HD Graphics NEO") !=
     std::string::npos) {
   return launch for intelgpu<T, TransposeLHS, TransposeRHS>(
       lhs, rhs, output, batches, m, k, n, beta, queue);
 if (device name.find("Intel(R) Core(TM) i7-6700K CPU @ 4.00GHz") !=
     std::string::npos) {
   return launch for intelcpu<T, TransposeLHS, TransposeRHS>(
       lhs, rhs, output, batches, m, k, n, beta, queue);
 if (device name.find("Mali-G71") !=
     std::string::npos) {
   return launch for arm<T, TransposeLHS, TransposeRHS>(
       lhs, rhs, output, batches, m, k, n, beta, queue);
 return launch with tiles<T, TransposeLHS, TransposeRHS, 4, 4, 4>(
     lhs, rhs, output, batches, m, k, n, beta, queue, 8, 4, 1);
```

Auto-tuning per-processor


SYCL-DNN runs 5
algorithms across a range of common convolution sizes and shapes on each processor it supports and "learns" the best algorithm for each size and shape









SYCL-DNN runs a range of different tile sizes and shapes on each algorithm and on each processor to "learn" the best tile sizes & shapes for each convolution








Auto Tuning Algorithm

- VGG-16:
 - Inference Model
 - Time in millisecond
 - SYCL-DNN with Different Backend



Cross-platform performance Portability via SYCL Interoperability

```
auto event = queue.submit([&](::sycl::handler &cgh) {
    std::unique ptr<::sycl::kernel> sycl kernel;
    (*kernel) = gpu::compute::kernel t(
    new sycl interop gpu kernel t(*sycl kernel, arg types ));
    if (arg.is global()){
      auto &sycl buf = m->buffer();
      cgh.set arg(i,
        sycl buf.get access<::sycl::access::mode::read write>(cgh));
    } else if (arg.is local()) {
        auto acc = ::sycl::accessor<uint8 t, 1,</pre>
                ::sycl::access::mode::read write,
                ::sycl::access::target::local>(
                ::sycl::range<1>(arg.size()), cgh);
        cgh.set_arg((int)i, acc);
    auto *global range = range.global range();
    auto sycl range = ::sycl::range<3>(
            global_range[2], global_range[1], global_range[0]);
    cgh.parallel for(sycl range, *sycl kernel );
```


```
OneDNN Interoperability with OpenCL
```


```
status t cudnn binary t::execute(const exec ctx t &ctx) const {
   if (memory_desc_wrapper(pd()->src_md(0)).has_zero_dim())
       return status::success;
   nvidia::sycl_cuda_stream_t *cuda_stream
           = utils::downcast<nvidia::sycl cuda stream t *>(ctx.stream());
   return cuda_stream->interop_task([&](::sycl::handler &cgh) {
       auto src 0 acc = CTX IN ACCESSOR(DNNL ARG SRC 0);
       auto src 1_acc = CTX_IN_ACCESSOR(DNNL_ARG_SRC_1);
       auto dst acc = CTX OUT ACCESSOR(DNNL ARG DST);
       compat::host task(cgh, [=](const compat::interop handle &ih) {
           auto &sycl engine = *utils::downcast<sycl cuda engine t *>(
                   cuda stream->engine());
           auto sc = cuda sycl scoped context handler t(sycl engine);
           auto handle = cuda_stream->get_cudnn_handle();
           auto a = sc.memory<void *>(ih, src_0_acc);
           auto b = sc.memory<void *>(ih, src_1_acc);
           auto c = sc.memory<void *>(ih, dst_acc);
           pd()->binary impl ->execute(handle, a, b, c);
```


OneDNN Interoperability with CUDA

OneDNN Cuda backend: RESNET-50

- Titan RTX Overhead (1%-27%)
- GeForce GTX 1050ti (1%-13%)
- Intel HD Graphics 630 integrated GPU (~6%)
- Constant difference of 1.8 ms in all batch sizes







Al Graph to SYCL Summary

- While ONNX model can support
 - Unified Open standard portable format across various AI platform
- SYCL integration to Al can bring
 - Unified optimisation Scheme
 - Generic Inference Engine
 - Improve the code maintainability
 - Support Cross-platform performance portability
- Resources
- Eigen: https://gitlab.com/libeigen/eigen/
- SYCL-BLAS: https://github.com/codeplaysoftware/sycl-blas
- SYCL-DNN: https://github.com/codeplaysoftware/sycl-dnn
- oneMKL: https://github.com/oneapi-src/oneMKL
- oneDNN: https://github.com/oneapi-src/oneDNN

From SYCL to hardware

Alastair Murray (VP of Product Engineering)

Outline

- Desirable abilities when creating an accelerator
- RISC-V in a simplified AI hardware context
- Supporting an ecosystem on an accelerator
- RISC-V example: 1-2 line kernels on vector hardware
- RISC-V example: tightly coupled memory
- RISC-V example SYCL extension: scratchpad memory

Desirable abilities when creating an accelerator



Create high performance software

- Parallel execution models
- High-quality compilers
- Efficient language runtimes
- Pre-written libraries
- Domain-specific optimizations
- Tuning, or auto-tuning



Access existing software ecosystem

- Creating a full-fledged AI stack from scratch is unrealistic for most
- Developers grow ecosystem to support their needs, on your hardware



Expose all hardware to developers


- Map execution model to hardware via compiler and schedulers
- Language features to let developers explicitly control hardware
- Vendor specific extensions to standards



Experiment with architecture changes


- Quickly prototype software changes to evaluate hardware ideas
- Evaluation on realistic use-cases

Simplified AI hardware



Why a RISC-V example?







Vector processor















Access existing software ecosystem: SYCL





- Building on open-standards, such as SYCL, means a preexisting body of software is available.
- Developers keener to extend ecosystem themselves because their work is not locked to a vendor API.
- Good solutions exist to help to implement standards

ONNX Runtime to RISC-V



- SYCL Compiler
- Driver interface













Within the Acoran platform ComputeCpp is a SYCL implementation out-of-the-box and ComputeMux provides part of a "Driver Development Kit".

ComputeMux is a specification

- Build heterogeneous standards on top of the interface
 - SYCL, OpenCL, Vulkan Compute
- Implement the specification however suits the hardware
- Runtime specification
 - How to map runtime API to drivers
- Compiler specification
 - How to map language to hardware
- For RISC-V we have a pre-written reference implementation




Expose all hardware to developers: Vectors




- RISC-V has a vector extension: RVV
- RVV is scalable vectors, i.e. vector width unknown at compile time
- Map SYCL data-parallel model to vector hardware via the compiler

Compiling SYCL kernel to RISC-V Vectors



Whole Function Vectorization



Vector-add on RISC-V Vectors

```
void vecAdd (const float *a, const float *b, float *c, size_t id) {
  c[id] = a[id] + b[id];
}
```

This is the scalar version of the kernel

```
.LBB0 9:
       flw
              ft0, 0(a4)
       flw
           ft1, 0(a5)
       fadd.s ft0, ft0, ft1
              ft0, 0(a1)
       fsw
       addi
            a3, a3, -1
             a1, a1, 4
       addi
       addi
             a5, a5, 4
       addi
             a4, a4, 4
              a3, .LBB0 9
       bnez
```

The vector version is doing 32 iterations of vecAdd per loop iteration

The scalar version is doing 1 iteration of vecAdd per loop iteration

This is the vector version of the same kernel

```
.LBB0 8:
       vsetvli zero, a1, e32, m8, ta, mu
       vle32.v v8, (s0)
       vle32.v v16, (s1)
       vfadd.vv
                       v8, v8, v16
       vse32.v v8, (a0)
       addi
               a3, a3, 32
               a0, a0, 128
       addi
       addi
               s1, s1, 128
       addi
              s0, s0, 128
       bltu
               a3, s2, .LBB0 8
```

RISC-V Vectors with vector selection

```
void vecAdd (const float *a, const float *b, float *c, size_t id) {
  float v = a [id] + b [id];
  if (v < 0.0f) {
    v = 0.0f;
  }
  c [id] = v;
}</pre>
```

This is the scalar version of the kernel

```
.LBB0 12:
       flw
             ft1, 0(a4)
       flw
               ft2, 0(a5)
       fadd.s ft1, ft1, ft2
       flt.s a2, ft1, ft0
       fmv.s ft2, ft0
       bnez
               a2, .LBB0 11
       fmv.s
               ft2, ft1
.LBB0 11:
               ft2, 0(a1)
       fsw
       addi
               a3, a3, -1
        addi
               a1, a1, 4
        addi
               a5, a5, 4
       addi
               a4, a4, 4
       begz
               a3, .LBB0 9
                .LBB0 12
```


The scalar version uses a branch to handle the **if** conditional statement

- If we put if statements in our code, then we create *branch* instructions in the assembly
- When we *vectorize* this code, then what happens to the branches?
- We can't do a vector-branch in RVV
- Instead, we use masks or predication

RISC-V Vectors with vector selection

```
void vecAdd (const float *a, const float *b, float *c, size_t id) {
   float v = a [id] + b [id];
   if (v < 0.0f) {
      v = 0.0f;
   }
   c [id] = v;
}</pre>
```

This is the vector version of the same kernel




```
.LBB0 8:
       vsetvli zero, a3, e32, m8, ta, mu
       vle32.v v8, (s0)
                                     The vector version
       vle32.v v16, (s1)
       vfadd.vv v8, v8, v16
                                     uses a vector
       vmflt.vf v0, v8, ft0
                                     compare and
       vmerge.vim v8, v8, 0, v0
                                     merge ('select') to
       vse32.v v8, (a1)
                                     handle N iterations
               a0, a0, 32
       addi
                                     of the if
       addi
               a1, a1, 128
                                     conditional
       addi s1, s1, 128
                                     statement in two
       addi
               s0, s0, 128
                                     instructions
       bltu
               a0, t6, .LBB0 8
```

Handling conditionals with load/store

```
void vecAdd (const float *a, const float *b, float *c, size_t id) {
  float v = a [id] + b [id];
  if (v < 0.0f) {
    c [id] = v;
  }
}</pre>
```

In this if statement, we are writing values to memory. How do we predicate a store to memory?

-> We use *masked stores*




The *masked store* doesn't change (store to) the elements of c[id] where the conditional is false

This is a RISC-V Vector masked store instruction

This is the RISC-V assembly

```
.LBB0_11:
       vsetvli zero, a1, e32, m8, ta, mu
       vle32.v v8, (s0)
       vle32.v v16, (s1)
       vfadd.vv v8, v8, v16
       vmflt.vf v0, v8, ft0
        vmv.x.s a0, v0
                 a0, .LBB0 10
        beaz
        vse32.v v8, (a5), v0.t
.LBB0 10:
                 a3, a3, 32
        addi
        addi
                 a5, a5, 128
        addi
                 s1, s1, 128
                 s0, s0, 128
        addi
                 a3, s3, .LBB0 8
        bgeu
                 .LBB0 11
```

Exposing hardware to developers: DMA



- Tightly couple memory percode maps directly to SYCL "local" memory
- SYCL provides builtin methods to manually control DMA to/from local memory

Asynchronous DMA

```
We can run
                h.parallel_for<tiled_vec_add>(sycl::nd_range<1> (VecSize, tile_size),
                                       [=](sycl::nd item<1> i) {
                                                                                                                                 two work-
                 _auto event1 = i.async_work_group_copy (tile1.get_pointer(), a.get_pointer() + i.get_global_id(0), tile_size[0]);
  DMA tile in
                  auto event2 = i.async work group copy (tile2.get pointer(), b.get pointer() + i.get global id(0), tile size[0]);
                                                                                                                                 groups at
                  i.wait_for (event1, event2);
                                                                                                                                 once in a
                 __vecAdd (&tile1[0], &tile2[0], i.get_global_id (0), i.get_local_id (0));
                                                                                                                                 pipeline
Process tile
                  i.barrier();
                  auto event3 = i.async_work_group_copy (c.get_pointer() + i.get_global_id(0), tile1.get_pointer(), tile_size[0]);
i.wait_for (event3);});
                                               Process tile
               DMA tile in
                                                                               DMA tile out
                                                                                                      Work-group n
                                                                                                                                    Work-
                                                                                Process tile
                                                                                                               DMA tile out
                                                DMA tile in
                                                                                                                                    group n+1
```

time

Abstracting out optimization approach


```
We can run
               h.parallel_for<tiled_vec_add>(sycl::nd_range<1> (VecSize, tile_size),
                                    [=](sycl::nd_item<1> i) {
                                                                                                                          two work-
                fload_tile(i, tile1, a, tile_size);
    Load tile
                 _load_tile(i, tile2, b, tile_size);
                                                                                                                          groups at
                                                                                                                          once in a
                 vecAdd (&tile1[0], &tile2[0], i.get_global_id (0), i.get_local_id (0));
Process tile
                 i.barrier();
                                                                                                                          pipeline
                 store_tile(i, c, tile1, tile_size);
                Load tile
                                             Process tile
                                                                             Store tile
                                                                                                 Work-group n
                                                                                                                             Work-
                                               Load tile
                                                                            Process tile
                                                                                                           Store tile
                                                                                                                             group n+1
```


time

Experimenting with Architecture Changes


Initial architecture

Experimental alternative





Memory mapping to LLVM address spaces



Desirable abilities when creating an accelerator



Create high performance software

 Mehdi covered existing libraries and paths for tuning them



Access existing software ecosystem

- Mehdi covered one existing AI stack
- It is possible to provide developers the tools to let them adapt the ecosystem to their own needs



Expose all hardware to developers

- SYCL parallel execution model can be natively mapped to parallel hardware
- SYCL can provide methods and vendor extensions to exploit hardware features



Experiment with architecture changes


 Extensions to standards such as SYCL enable quick porting and evaluation of existing software

SYCL & oneAPI in Exascale HPC

Gordon Brown (Principal PO oneAPI & Automotive)

SYCL, DPC++ and oneAPI

- Data Parallel C++ is an open alternative to single-architecture proprietary languages
- DPC++ is an open-source implementation of SYCL with extensions
- It is part of the oneAPI programming model that includes definitions of standard library interfaces, for common operations such as math



Codeplay and SYCL

- Part of the SYCL community from the beginning
- Our team has helped to shape the SYCL standard
- Implemented the first conformant SYCL product
- Maintainers of DPC++ CUDA and HIP backends




Open Source Contributions












Pre-exascale and Exascale Supercomputers

- What is a "pre-exascale" supercomputer?
 - A system capable of calculating close to the power of an exascale supercomputer
 - Exceeding 10^15 floating point operations per second > 1 petaFLOPS
- What is an "Exascale" supercomputer?
 - A system capable of calculating at least 10^18 floating point operations per second = 1 exaFLOPS



Perlmutter Supercomputer

- New preexascale supercomputer at Lawrence Berkeley National Laboratory
- Named after Saul Perlmutter, astrophysicist at Berkeley Lab and 2011 Nobel Laureate
- HPE Cray system with CPUonly and GPUaccelerated nodes
- 6000+ NVIDIA® A100 GPUs



Frontier Supercomputer

- New exascale supercomputer being developed by Oak Ridge National Laboratory
- Cray system with AMD Epyc
 CPUs and Radeon Instinc GPUs
- Aimed for delivery end of 2021



Frontier Supercomputer

- New exascale supercomputer being developed by Argonne National Laboratory
- Cray system with Intel CPUs and GPUs
- Aimed for delivery in 2022



Performance Portability







- SYCL code will run without modifications on all three supercomputers
- Researchers collaborate on a single codebase knowing they can target all machines

DPC++ for CUDA®

- Partnership between Codeplay, Berkeley Lab, and ANL
- Goals:
 - Expand DPC++ for CUDA to support for SYCL 2020 features
 - Expose NVIDIA Ampere features in DPC++ for CUDA
 - Optimize DPC++ for CUDA for NVIDIA Ampere hardware






oneAPI for CUDA Roadmap




Peer-to-peer Copy

- DPC++ support for direct peerto-peer copy
- More efficient communication between multiple GPUs
- Supporting both PCle and NVLink
- Implementation is WIP




Extended Memory Model

- DPC++ support for extended atomics
- Extended atomic memory orders
- Extended atomic memory scopes
- Implementation is WIP




Group Collectives

- DPC++ extensions for additional SYCL group collective functions
- Providing support for CUDA collaborative group types
- Extending group functions to support these group types
- Extending group functions to support work-item masking
- Implementation is WIP




Tensorcore Instructions

- DPC++ joint_matrix extension extended to include Nvidia tensorcores for CUDA backend
- NVPTX MMA and WMMA instructions provide efficient matrix multiply-add operations
- These instructions support tf32 and bf16 data formats
- Implementation is WIP




Further Planned Features

- Future planned SYCL 2020 features / extensions:
 - Asynchronous barriers
 - Enqueue barriers
 - Accessor properties
 - Sub-group masks
 - Optimizations for Ampere
- Further oneMKL and oneDNN integration



DPC++ for HIP

- Partnership between Codeplay, ANL and Oak Ridge
- Goals:
 - Introduce support for AMD GPUs to DPC++ via the AMDGCN LLVM backend and HIP API





DPC++ HIP Backend

- New DPC++ backend for AMD GPUs.
 - AMDGCN LIVM backend
 - PI HIP plugin
- Experimental support targeting HPC benchmarks
- Supports both AMD and Nvidia platforms
- Check it out:
 - https://intel.github.io/llvm-docs/GetStartedGuide.html#build-dpc-toolchain-with-support-for-hip-amd

```
git clone https://github.com/intel/llvm.git
cd llvm
python ./buildbot/configure.py --hip -t release
cd build
ninja install
```

clang++ -fsycl -fsycl-targets=amdgcn-amd-amdhsa sycl-app.cpp -o sycl-app-hip

Where to find out more?

Visit our website for set up instructions and learning materials www.codeplay.com/oneapiforcuda/



Thank You!







@codeplaysoft

info@codeplay.com

codeplay.com