

SYCL Extension Proposal for PIM/PNM

Sep 19. 2023


Hyesun Hong

Samsung Advanced Institute of Technology (Suwon, S.Korea)

Traditional Approach to Overcome Memory Bottleneck



- DRAM latency is much greater than the computing latency
 - Bottlenecked by the speed/access of the DRAM
- Many techniques have been implemented to hide the latency
 - ex. Pipelining, Prefetching



PIM/PNM on Memory Hierarchy and Energy Reduction


Confidential **SAMSUNG**


Source: Samsung PIM/PNM for Transformer based AI, 2023 HotChips 35

- Data movement consumes a lot of energy even for simple computation
- Processing-in-Memory (PIM) / Processing-near-Memory (PNM)
 technology can reduce energy consumption within a typical memory
 hierarchy

PIM/PNM device for each layer must meet specific requirements:

bandwidth (BW), power, capacity, etc






Inside the Memory Source: The Main Memory system: DRAM organization: https://slidepleyer.com/https://s


Confidential


SAMSUNG

Back

Source: Kumar, Karthik, et al. "Memory energy management for an enterprise decision support system." IEEE/ACM International Symposium on Low Power Electronics and Design. IEEE, 2011.







DIMM

Front


Side View

Samsung Aquabolt-XL, System-level 1st PIM memory



Lee, Sukhan, et al. "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product." 2021 ISCA

- The first demonstrator vehicle of PIM is based on HBM2 Aquabolt, which is used in leading edge AI and HPC systems
- Improve performance of bandwidth-intensive workloads
- Improve energy efficiency by reducing computing-memory data movement






Aquabolt-XL HBM2-PIM Architecture



Lee, Sukhan, et al. "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product." 2021 ISCA

- Placed a PIM execution unit at the I/O boundary of a bank
 - Support both standard DRAM and PIM-DRAM modes for versatility
 - Exploit bank-level parallelism: access multiple banks/FPUs in a lockstep manner
- Maintained the same form-factor and timing parameters
 - → Enable to facilitate drop-in replacement
 - DRAM RD/WR command triggers execution of a PIM instruction in PIM mode




CXL-PNM Architecture

Confidential **SAMSUNG**

Source: Samsung PIM/PNM for Transformer based AI, 2023 HotChips 35

- A CXL-based Processing-near-Memory (PNM) Solution
 - Processing engine on the top of CXL memory module
 - Multiple internal memory channel
 - Energy-efficient data processing with reduced data movement distance
 - CXL-PNM is able to be used for a wider range of systems including AI/ML accelerators
 - CXL-PNM can provide 512GB capacity and 1.1TB/s bandwidth
 - GEMV operation can be fully offloaded to CXL-PNM, fully utilizing DRAM bandwidth and boosting PIM technology (up to 8TB/s)





SYCL extensions for PIM/PNM







Design Goal



 Seamlessly integrate PIM/PNM operations into the SYCL programming model to make them available to users in an easy-to-use and comprehensible manner

 Allow combination of xPU and PIM/PNM operations in same SYCL device kernel

Vendor-neutral design, not specific to the specific PIM / PNM

Design




- Vector operations seem like a natural fit for the SIMD, but doubt over its suitability
 - No convergence guarantee
 - Vector size explicitly need to match the alignment → Restrict the portability
- Model a special function unit
 - Aligns with trends to model special functional units inside accelerators
 - Mapping from user code to specialized blocks by compiler desirable, but often not possible
 - Instead, expose programming interface with suitable abstraction for user to leverage specialized blocks
 - Ex. joint_matrix extension: Intel AMX/XMX, Nvidia Tensorcore inside GPU

Design



- Group functions mapping to PIM / PNM
 - Easy to use
 - Easily be combined with other device code in the same SYCL kernel
 - Give the necessary convergence criteria



Recap: Group



dimension 0

of work-group

of work-group

Source: https://www.intel.com/content/www/us/en/docs/oneapi/optimization-guide-gpu/2023-0/sycl-thread-mapping-and-gpu-occupancy.html

- SYCL basic unit of work: work-item
- Work-items are organized in work-groups
 - Number of work-items in a work-group specified by user or chosen by SYCL RT during kernel launch
- Work-groups split into one or multiple *sub-groups*
 - Sub-group size determined by device

Work-item sub-group Work-group

sub-group of 4 work-items

dimension 1 of work-group

of sub-group

Recap: Group Functions



- Group functions tied to (sub-) groups of work items
 - Must be encountered in converged control flow
 - If one work-item in group-scope calls function, all work-items in group-scope must call function
 - Call must happen under the same conditions (same branch, same iteration of loop)
 - Can specify additional restrictions
- Ex. group_broadcast, group_barrier, shift_group_right, joint_reduce, reduce_over_group, select_from_group, joint_exclusinve_scan, ...



• Semantics similar to std::reduce / std::transform / std::inner_product

```
template(size_t BlockSize, typename Group, typename Ptr, typename BinaryOperation) std::iterator_traits(Ptr)::value_type joint_reduce(Group g, Ptr data, BinaryOperation binary_op, size_t num_blocks);
```

template(size_t BlockSize, typename Group, typename Ptr, typename BinaryOperation) void joint_transform(Group g, const Ptr operand1, const Ptr operand2, Ptr result, BinaryOperation binary_op, size_t num_blocks);

```
template<size_t BlockSize, typename Group, typename Ptr>
std::iterator_traits<Ptr>::value_type joint_inner_product (Group g, const Ptr operand1, const Ptr operand2, size_t num_blocks);
```



Extend existing group algorithm

```
template(size_t BlockSize, typename Group, typename Ptr, typename BinaryOperation) std::iterator_traits(Ptr)::value_type joint_reduce(Group g, Ptr data, BinaryOperation binary_op, size_t num_blocks);
```

- Semantics similar to std::reduce
- Remove the second pointer which points one element past the end of data
- Add another overload of the existing joint_reduce group function
 - BlockSize template argument
 - num_blocks argument
 - [data, data + (num_blocks * BlockSize)) use the operator binary_op (sycl∷mul / sycl∷add)
- If PIM supports horizontal operations, perform reduction completely in PIM
 - Otherwise, partially perform reduction in PIM and finalize on the underlying device (ex. GPU)



Add new group algorithm

template(size_t BlockSize, typename Group, typename Ptr, typename BinaryOperation) void joint_transform(Group g, const Ptr operand1, const Ptr operand2, Ptr result, BinaryOperation binary_op, size_t num_blocks);

- Semantics similar to std::transform
- Map to element-wise addition / multiplication in PIM
- Preserve the original order of the element
 - [result, result + (num_blocks * BlockSize)) = [operand1, operand1 + (num_blocks * BlockSize))
 binary_op [operand2, operand2 + (num_blocks * BlockSize))

Example of SYCL Application with PIM



SAMSUNG

```
1 #include <sycl.hpp>
   using namespace sycl;
   int main() {
       constexpr size t dataSize = 1280;
       sycl::half in1[dataSize];
       sycl::half in2[dataSize];
                                   Select a SYCL device supporting PIM operations
       sycl::half out[dataSize];
       queue q{ pim selector{} 1;
 9
           buffer<sycl::half> bIn1{in1, range{dataSize}};
10
           buffer<sycl::half> bIn2{in2, range{dataSize}};
11
12
           buffer<sycl::half> bOut{out, range{dataSize}};
           q.submit([&](handler &cgh) {
13
               auto accIn1 = bIn1.get access<access mode::read>(cgh);
14
15
               auto accIn2 = bIn2.get access<access mode::read>(cgh);
               auto accOut = bOut.get access<access mode::write>(cgh);
16
               cgh.parallel for<class Kernel>(nd range<1>{range<1>{10}, range<1>{2}},
17
                   [=](nd item<1> item)
18
19
20
                   auto groupID = item.get group(0);
                   auto* in1 = &accIn1[groupID * 128];
21
                                                                     Call a group function supporting PIM operations
                   auto* in2 = &accIn2[groupID * 128];
22
                   auto* out = &accOut[groupID * 128];
23
                   joint transform<64>(item.get group(), in1, in2, out, sycl::plus<>(), 2);
24
               });
25
26
           });
27
       return 0;
```



Add new group algorithm

```
template<size_t BlockSize, typename Group, typename Ptr>
std::iterator_traits<Ptr>::value_type joint_inner_product (Group g, const Ptr operand1, const Ptr operand2, size_t num_blocks);
```

- Semantics similar to std∷inner_product
- Can be mapped to MAC/MAD operation to perform multiplication and reduction in PIM

GEMV Example of SYCL Application with PIM

```
Confidential
```

SAMSUNG

```
1 sycl::half vec[numRows] = ...;
 2 /* Matrix stored in *column-major* order */
3 sycl::half mat[numCols * numRows] = ...;
  sycl::half out[numCols];
                              Select a SYCL device supporting PIM operations
   queue q{pim selector{}};
 6
       buffer<sycl::half, 1> bVec{in1, range{numRows}};
       /* Matrix stored in *column-major* order */
       buffer<sycl::half, 2> bMat{in2, range{numCols, numRows}};
       buffer<sycl::half, 1> bOut{out, range{numCols}};
10
       q.submit([&](handler &cgh) {
11
           auto accVec = bVec.get_access<access_mode::read>(cgh);
12
           auto accMat = bMat.get access<access mode::read>(cgh);
13
           auto accOut = bOut.get access<access mode::write>(cgh);
14
15
           cgh.parallel for<class Kernel>(nd range<1>{range<1>{numCols*numRows}, range<1>{numRows}},
               [=](nd item<1> item) [[sycl::reqd work group size(8)]]
16
17
18
               auto groupID = item.get group(0);
               auto vecPtr = &accVec[0];
19
                                                               Call a group function supporting PIM operations
               id<2> colIdx{groupID, 0};
20
               auto matPtr = &accMat[colIdx];
21
               auto result = joint inner product<numRows>(item.get group(), vecPtr, matPtr, 1);
               if(item.get group().leader()){
23
                   accOut[groupID] = result;
24
25
           });
26
       });
28 Sep 19, 2023
```



• Semantics similar to std∷reduce / std∷exclusive_scan

```
template(size_t BlockSize, typename Group, typename InPtr, typename OutPtr, typename BinaryOperation)

OutPtr joint_exclusive_scan(Group g, InPtr first, InPtr last, OutPtr result,

BinaryOperation binary_op, size_t num_blocks);
```

```
template(size_t BlockSize, typename Group, typename InPtr, typename OutPtr,
typename BinaryOperation>
OutPtr joint_inclusive_scan(Group g, InPtr first, InPtr last, OutPtr result,
BinaryOperation binary_op, size_t num_blocks);
```

template (size_t BlockSize, typename Group, typename Ptr, typename BinaryOperation) Ptr reduce_over_group (Group g, Ptr data, BinaryOperation binary_op, size_t num_blocks);


Example of SYCL Application with PNM



```
1 buffer<int> inputBuf { 1024 };
 2 buffer<int> outputBuf { 2 };
 3 {
       // Initialize buffer on the host with 0, 1, 2, 3, ..., 1023
       host accessor a { inputBuf };
       std::iota(a.begin(), a.end(), 0);
 8
                                   Select a SYCL device supporting PNM operations
   queue myQueue{pnm selector{}};
   myQueue.submit([&](handler& cgh) {
       accessor inputValues { inputBuf, cgh, read_only };
11
       accessor outputValues { outputBuf, cgh, write_only, no_init };
12
13
       cgh.parallel_for(nd_range<1>(range<1>(16), range<1>(16)), [=](nd_item<1> it) {
14
15
           int partical sum = reduce over group<16>(it.get group(),
                                inputValues[it.get global linear id()], plus<>(), 1);
16
17
           outputValues[0] = partical sum;
18
       });
                                                             Call a group function supporting PNM operations
19 });
20
   host accessor a { outputBuf };
   assert(a[0] == 120);
```

Extensions for PIM & PNM





- Work-Group Semantics
 - Memory commands generated by PNM
- PIM mode
 - Different PIM blocks can operate independently
 - Can select how many blocks are active
- PNM mode
 - Need to consume results from all PIM blocks
 - Need to be synchronized

Extensions for PIM & PNM



- Potential mapping
 - Every PIM block is one work-item
 - PNM with all attached PIM blocks forms one work-group
- Execution
 - Work-item operations map to PIM operation
 - Group-functions map to PNM operation

Example of SYCL Application with PIM & PNM

Compute element-wise operation



```
cgh.parallel_for<class Norm>(nd_range<1>{N}, [=](nd_item<1> item)

{
    auto partialSum = 0;
    for(size_t j = 0; j < N; j++)
        partialSum += A[j];

auto sum = reduce_over_group (i.get_group(), partialSum, std::plus<>());

A[i] /= sum;

Execute on PIM
    - Compute partial result in every PIM block
Call a group function, executing on PNM
    - Compute overall result
```

Conclusion



- SYCL Support for PIM / PNM
 - Extend the existing group functions
 - Add new group functions similar to std library



Thank you



