5
5
/* */
6
6
/* OpenPOWER HostBoot Project */
7
7
/* */
8
- /* Contributors Listed Below - COPYRIGHT 2015,2017 */
8
+ /* Contributors Listed Below - COPYRIGHT 2015,2018 */
9
9
/* [+] International Business Machines Corp. */
10
10
/* */
11
11
/* */
@@ -133,7 +133,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
133
133
// Master Common
134
134
///////////////////////////////////////////////////////////////////////////
135
135
l_rc = io ::read (EDIP_RX_CTL_CNTL1_E_PG , i_mtgt , GRP3 , LN0 , l_data );
136
- ffdc .set_M_WDERF_START (io ::get (EDIP_RX_START_WDERF_ALIAS , l_data ));
136
+
137
+ uint64_t m_wderf_start = io ::get (EDIP_RX_START_WDERF_ALIAS , l_data );
138
+ ffdc .set_M_WDERF_START (m_wderf_start );
137
139
138
140
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
139
141
{
@@ -142,8 +144,12 @@ fapi2::ReturnCode add_linktrain_ffdc(
142
144
}
143
145
144
146
l_rc = io ::read (EDIP_RX_CTL_STAT1_E_PG , i_mtgt , GRP3 , LN0 , l_data );
145
- ffdc .set_M_WDERF_DONE (io ::get (EDIP_RX_WDERF_DONE_ALIAS , l_data ));
146
- ffdc .set_M_WDERF_FAILED (io ::get (EDIP_RX_WDERF_FAILED_ALIAS , l_data ));
147
+
148
+ uint64_t m_wderf_done = io ::get (EDIP_RX_WDERF_DONE_ALIAS , l_data );
149
+ ffdc .set_M_WDERF_DONE (m_wderf_done );
150
+
151
+ uint64_t m_wderf_failed = io ::get (EDIP_RX_WDERF_FAILED_ALIAS , l_data );
152
+ ffdc .set_M_WDERF_FAILED (m_wderf_failed );
147
153
148
154
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
149
155
{
@@ -153,17 +159,20 @@ fapi2::ReturnCode add_linktrain_ffdc(
153
159
}
154
160
155
161
l_rc = io ::read (EDIP_RX_CTL_STAT2_E_PG , i_mtgt , GRP3 , LN0 , l_data );
156
- ffdc .set_M_LANE_BAD_0_15 (io ::get (EDIP_RX_LANE_BAD_VEC_0_15 , l_data ));
162
+
163
+ uint64_t m_lane_bad_0_15 = io ::get (EDIP_RX_LANE_BAD_VEC_0_15 , l_data );
164
+ ffdc .set_M_LANE_BAD_0_15 (m_lane_bad_0_15 );
157
165
158
166
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
159
167
{
160
168
ffdc .set_M_LANE_BAD_0_15 (INVALID_FFDC );
161
169
l_rc = fapi2 ::FAPI2_RC_SUCCESS ;
162
170
}
163
171
164
-
165
172
l_rc = io ::read (EDIP_RX_CTL_STAT4_E_PG , i_mtgt , GRP3 , LN0 , l_data );
166
- ffdc .set_M_LANE_BAD_16_23 (io ::get (EDIP_RX_LANE_BAD_VEC_16_23 , l_data ));
173
+
174
+ uint64_t m_lane_bad_16_23 = io ::get (EDIP_RX_LANE_BAD_VEC_16_23 , l_data );
175
+ ffdc .set_M_LANE_BAD_16_23 (m_lane_bad_16_23 );
167
176
168
177
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
169
178
{
@@ -172,7 +181,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
172
181
}
173
182
174
183
l_rc = io ::read (EDIP_RX_CTL_MODE11_E_PG , i_mtgt , GRP3 , LN0 , l_data );
175
- ffdc .set_M_LANE_DISABLED_VEC_0_15 (io ::get (EDIP_RX_LANE_DISABLED_VEC_0_15 , l_data ));
184
+
185
+ uint64_t m_lane_disabled_0_15 = io ::get (EDIP_RX_LANE_DISABLED_VEC_0_15 , l_data );
186
+ ffdc .set_M_LANE_DISABLED_VEC_0_15 (m_lane_disabled_0_15 );
176
187
177
188
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
178
189
{
@@ -181,7 +192,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
181
192
}
182
193
183
194
l_rc = io ::read (EDIP_RX_CTL_MODE12_E_PG , i_mtgt , GRP3 , LN0 , l_data );
184
- ffdc .set_M_LANE_DISABLED_VEC_16_23 (io ::get (EDIP_RX_LANE_DISABLED_VEC_16_23 , l_data ));
195
+
196
+ uint64_t m_lane_disabled_16_23 = io ::get (EDIP_RX_LANE_DISABLED_VEC_16_23 , l_data );
197
+ ffdc .set_M_LANE_DISABLED_VEC_16_23 (m_lane_disabled_16_23 );
185
198
186
199
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
187
200
{
@@ -190,7 +203,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
190
203
}
191
204
192
205
l_rc = io ::read (EDIP_RX_GLBSM_STAT1_E_PG , i_mtgt , GRP3 , LN0 , l_data );
193
- ffdc .set_M_MAIN_INIT_STATE (io ::get (EDIP_RX_MAIN_INIT_STATE , l_data ));
206
+
207
+ uint64_t m_main_init_state = io ::get (EDIP_RX_MAIN_INIT_STATE , l_data );
208
+ ffdc .set_M_MAIN_INIT_STATE (m_main_init_state );
194
209
195
210
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
196
211
{
@@ -202,8 +217,12 @@ fapi2::ReturnCode add_linktrain_ffdc(
202
217
// Master Wiretest
203
218
///////////////////////////////////////////////////////////////////////////
204
219
l_rc = io ::read (EDIP_RX_GLBSM_STAT1_E_PG , i_mtgt , GRP3 , LN0 , l_data );
205
- ffdc .set_M_WIRETEST_WTM_STATE (io ::get (EDIP_RX_WTM_STATE , l_data ));
206
- ffdc .set_M_WIRETEST_WTR_STATE (io ::get (EDIP_RX_WTR_STATE , l_data ));
220
+
221
+ uint64_t m_wiretest_wtm_state = io ::get ( EDIP_RX_WTM_STATE , l_data );
222
+ ffdc .set_M_WIRETEST_WTM_STATE ( m_wiretest_wtm_state );
223
+
224
+ uint64_t m_wiretest_wtr_state = io ::get ( EDIP_RX_WTR_STATE , l_data );
225
+ ffdc .set_M_WIRETEST_WTR_STATE ( m_wiretest_wtr_state );
207
226
208
227
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
209
228
{
@@ -213,7 +232,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
213
232
}
214
233
215
234
l_rc = io ::read (EDIP_RX_CTL_STAT3_EO_PG , i_mtgt , GRP3 , LN0 , l_data );
216
- ffdc .set_M_WIRETEST_WTL_SM_STATUS (io ::get (EDIP_RX_WTL_SM_STATUS , l_data ));
235
+
236
+ uint64_t m_wiretest_wtl_sm_status = io ::get (EDIP_RX_WTL_SM_STATUS , l_data );
237
+ ffdc .set_M_WIRETEST_WTL_SM_STATUS (m_wiretest_wtl_sm_status );
217
238
218
239
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
219
240
{
@@ -222,7 +243,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
222
243
}
223
244
224
245
l_rc = io ::read (EDIP_RX_GLBSM_STAT2_E_PG , i_mtgt , GRP3 , LN0 , l_data );
225
- ffdc .set_M_WTR_BAD_LANE_COUNT (io ::get (EDIP_RX_WTR_BAD_LANE_COUNT , l_data ));
246
+
247
+ uint64_t m_wtr_bad_lane_count = io ::get (EDIP_RX_WTR_BAD_LANE_COUNT , l_data );
248
+ ffdc .set_M_WTR_BAD_LANE_COUNT (m_wtr_bad_lane_count );
226
249
227
250
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
228
251
{
@@ -231,8 +254,12 @@ fapi2::ReturnCode add_linktrain_ffdc(
231
254
}
232
255
233
256
l_rc = io ::read (EDIP_RX_CTL_STAT5_E_PG , i_mtgt , GRP3 , LN0 , l_data );
234
- ffdc .set_M_CLK_LANE_BAD_CODE (io ::get (EDIP_RX_WT_CLK_LANE_BAD_CODE , l_data ));
235
- ffdc .set_M_WT_CLK_LANE_INVERTED (io ::get (EDIP_RX_WT_CLK_LANE_INVERTED , l_data ));
257
+
258
+ uint64_t m_clk_lane_bad_code = io ::get (EDIP_RX_WT_CLK_LANE_BAD_CODE , l_data );
259
+ ffdc .set_M_CLK_LANE_BAD_CODE (m_clk_lane_bad_code );
260
+
261
+ uint64_t m_wk_clk_lane_inverted = io ::get (EDIP_RX_WT_CLK_LANE_INVERTED , l_data );
262
+ ffdc .set_M_WT_CLK_LANE_INVERTED (m_wk_clk_lane_inverted );
236
263
237
264
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
238
265
{
@@ -249,7 +276,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
249
276
// Master Eye Optimization
250
277
///////////////////////////////////////////////////////////////////////////
251
278
l_rc = io ::read (EDIP_RX_GLBSM_STAT1_EO_PG , i_mtgt , GRP3 , LN0 , l_data );
252
- ffdc .set_M_EYE_OPT_STATE (io ::get (EDIP_RX_EYE_OPT_STATE , l_data ));
279
+
280
+ uint64_t m_eye_obt_state = io ::get (EDIP_RX_EYE_OPT_STATE , l_data );
281
+ ffdc .set_M_EYE_OPT_STATE (m_eye_obt_state );
253
282
254
283
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
255
284
{
@@ -258,9 +287,15 @@ fapi2::ReturnCode add_linktrain_ffdc(
258
287
}
259
288
260
289
l_rc = io ::read (EDIP_RX_CTL_CNTL13_EO_PG , i_mtgt , GRP3 , LN0 , l_data );
261
- ffdc .set_M_HIST_MIN_EYE_WIDTH ( io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH , l_data ));
262
- ffdc .set_M_HIST_MIN_EYE_WIDTH_LANE ( io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH_LANE , l_data ));
263
- ffdc .set_M_HIST_MIN_EYE_WIDTH_VALID (io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH_VALID , l_data ));
290
+
291
+ uint64_t m_hist_min_eye_witdh = io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH , l_data );
292
+ ffdc .set_M_HIST_MIN_EYE_WIDTH (m_hist_min_eye_witdh );
293
+
294
+ uint64_t m_hist_min_eye_witdh_lane = io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH , l_data );
295
+ ffdc .set_M_HIST_MIN_EYE_WIDTH_LANE (m_hist_min_eye_witdh_lane );
296
+
297
+ uint64_t m_hist_min_eye_width_valid = io ::get (EDIP_RX_HIST_MIN_EYE_WIDTH , l_data );
298
+ ffdc .set_M_HIST_MIN_EYE_WIDTH_VALID (m_hist_min_eye_width_valid );
264
299
265
300
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
266
301
{
@@ -274,7 +309,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
274
309
// Master Repair
275
310
///////////////////////////////////////////////////////////////////////////
276
311
l_rc = io ::read (EDIP_RX_GLBSM_STAT4_E_PG , i_mtgt , GRP3 , LN0 , l_data );
277
- ffdc .set_M_RPR_STATE (io ::get (EDIP_RX_RPR_STATE , l_data ));
312
+
313
+ uint64_t m_rpr_state = io ::get (EDIP_RX_RPR_STATE , l_data );
314
+ ffdc .set_M_RPR_STATE (m_rpr_state );
278
315
279
316
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
280
317
{
@@ -283,9 +320,16 @@ fapi2::ReturnCode add_linktrain_ffdc(
283
320
}
284
321
285
322
l_rc = io ::read (EDIP_RX_GLBSM_STAT9_E_PG , i_mtgt , GRP3 , LN0 , l_data );
286
- ffdc .set_M_BAD_LANE1 (io ::get (EDIP_RX_BAD_LANE1 , l_data ));
287
- ffdc .set_M_BAD_LANE2 (io ::get (EDIP_RX_BAD_LANE2 , l_data ));
288
- ffdc .set_M_BAD_LANE_CODE (io ::get (EDIP_RX_BAD_LANE_CODE , l_data ));
323
+
324
+ uint64_t m_bad_lane1 = io ::get (EDIP_RX_BAD_LANE1 , l_data );
325
+ ffdc .set_M_BAD_LANE1 (m_bad_lane1 );
326
+
327
+ uint64_t m_bad_lane2 = io ::get (EDIP_RX_BAD_LANE2 , l_data );
328
+ ffdc .set_M_BAD_LANE2 (m_bad_lane2 );
329
+
330
+ uint64_t m_bad_lane_code = io ::get (EDIP_RX_BAD_LANE_CODE , l_data );
331
+ ffdc .set_M_BAD_LANE2 (m_bad_lane_code );
332
+
289
333
290
334
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
291
335
{
@@ -303,7 +347,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
303
347
// Slave Common
304
348
///////////////////////////////////////////////////////////////////////////
305
349
l_rc = io ::read (EDI_RX_TRAINING_START_PG , i_stgt , GRP0 , LN0 , l_data );
306
- ffdc .set_S_WDERF_START (io ::get (EDI_RX_START_WDERF_ALIAS , l_data ));
350
+
351
+ uint64_t s_wderf_start = io ::get (EDI_RX_START_WDERF_ALIAS , l_data );
352
+ ffdc .set_S_WDERF_START (s_wderf_start );
307
353
308
354
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
309
355
{
@@ -312,8 +358,12 @@ fapi2::ReturnCode add_linktrain_ffdc(
312
358
}
313
359
314
360
l_rc = io ::read (EDI_RX_TRAINING_STATUS_PG , i_stgt , GRP0 , LN0 , l_data );
315
- ffdc .set_S_WDERF_DONE (io ::get (EDI_RX_WDERF_DONE_ALIAS , l_data ));
316
- ffdc .set_S_WDERF_FAILED (io ::get (EDI_RX_WDERF_FAILED_ALIAS , l_data ));
361
+
362
+ uint64_t s_wderf_done = io ::get (EDI_RX_WDERF_DONE_ALIAS , l_data );
363
+ ffdc .set_S_WDERF_DONE (s_wderf_done );
364
+
365
+ uint64_t s_wderf_failed = io ::get (EDI_RX_WDERF_FAILED_ALIAS , l_data );
366
+ ffdc .set_S_WDERF_FAILED (s_wderf_failed );
317
367
318
368
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
319
369
{
@@ -323,7 +373,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
323
373
}
324
374
325
375
l_rc = io ::read (EDI_RX_LANE_BAD_VEC_0_15_PG , i_stgt , GRP0 , LN0 , l_data );
326
- ffdc .set_S_LANE_BAD_0_15 (io ::get (EDI_RX_LANE_BAD_VEC_0_15 , l_data ));
376
+
377
+ uint64_t s_lane_bad_0_15 = io ::get (EDI_RX_LANE_BAD_VEC_0_15 , l_data );
378
+ ffdc .set_S_LANE_BAD_0_15 (s_lane_bad_0_15 );
327
379
328
380
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
329
381
{
@@ -333,7 +385,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
333
385
334
386
335
387
l_rc = io ::read (EDI_RX_LANE_BAD_VEC_16_31_PG , i_stgt , GRP0 , LN0 , l_data );
336
- ffdc .set_S_LANE_BAD_16_23 (io ::get (EDI_RX_LANE_BAD_VEC_16_31 , l_data ));
388
+
389
+ uint64_t s_lane_bad_16_23 = io ::get (EDI_RX_LANE_BAD_VEC_16_31 , l_data );
390
+ ffdc .set_S_LANE_BAD_16_23 (s_lane_bad_16_23 );
337
391
338
392
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
339
393
{
@@ -342,7 +396,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
342
396
}
343
397
344
398
l_rc = io ::read (EDI_RX_LANE_DISABLED_VEC_0_15_PG , i_stgt , GRP0 , LN0 , l_data );
345
- ffdc .set_S_LANE_DISABLED_VEC_0_15 (io ::get (EDI_RX_LANE_DISABLED_VEC_0_15 , l_data ));
399
+
400
+ uint64_t s_lane_disabled_0_15 = io ::get (EDI_RX_LANE_DISABLED_VEC_0_15 , l_data );
401
+ ffdc .set_S_LANE_DISABLED_VEC_0_15 (s_lane_disabled_0_15 );
346
402
347
403
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
348
404
{
@@ -351,7 +407,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
351
407
}
352
408
353
409
l_rc = io ::read (EDI_RX_LANE_DISABLED_VEC_16_31_PG , i_stgt , GRP0 , LN0 , l_data );
354
- ffdc .set_S_LANE_DISABLED_VEC_16_23 (io ::get (EDI_RX_LANE_DISABLED_VEC_16_31 , l_data ));
410
+
411
+ uint64_t s_lane_disabled_16_23 = io ::get (EDI_RX_LANE_DISABLED_VEC_16_31 , l_data );
412
+ ffdc .set_S_LANE_DISABLED_VEC_16_23 (s_lane_disabled_16_23 );
355
413
356
414
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
357
415
{
@@ -365,9 +423,15 @@ fapi2::ReturnCode add_linktrain_ffdc(
365
423
// Slave Wiretest
366
424
///////////////////////////////////////////////////////////////////////////
367
425
l_rc = io ::read (EDI_RX_WIRETEST_STATE_PG , i_stgt , GRP0 , LN0 , l_data );
368
- ffdc .set_S_WIRETEST_WTM_STATE (io ::get (EDI_RX_WTM_STATE , l_data ));
369
- ffdc .set_S_WIRETEST_WTR_STATE (io ::get (EDI_RX_WTR_STATE , l_data ));
370
- ffdc .set_S_WIRETEST_WTL_SM_STATUS (io ::get (EDI_RX_WTL_STATE , l_data ));
426
+
427
+ uint64_t s_wiretest_wtm_state = io ::get (EDI_RX_WTM_STATE , l_data );
428
+ ffdc .set_S_WIRETEST_WTM_STATE (s_wiretest_wtm_state );
429
+
430
+ uint64_t s_wiretest_wtr_state = io ::get (EDI_RX_WTR_STATE , l_data );
431
+ ffdc .set_S_WIRETEST_WTR_STATE (s_wiretest_wtr_state );
432
+
433
+ uint64_t s_wiretest_wtl_sm_statue = io ::get (EDI_RX_WTL_STATE , l_data );
434
+ ffdc .set_S_WIRETEST_WTL_SM_STATUS (s_wiretest_wtl_sm_statue );
371
435
372
436
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
373
437
{
@@ -378,7 +442,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
378
442
}
379
443
380
444
l_rc = io ::read (EDI_RX_WIRETEST_LANEINFO_PG , i_stgt , GRP0 , LN0 , l_data );
381
- ffdc .set_S_WTR_BAD_LANE_COUNT (io ::get (EDI_RX_WTR_BAD_LANE_COUNT , l_data ));
445
+
446
+ uint64_t s_wtr_bad_lane_count = io ::get (EDI_RX_WTR_BAD_LANE_COUNT , l_data );
447
+ ffdc .set_S_WTR_BAD_LANE_COUNT (s_wtr_bad_lane_count );
382
448
383
449
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
384
450
{
@@ -387,8 +453,12 @@ fapi2::ReturnCode add_linktrain_ffdc(
387
453
}
388
454
389
455
l_rc = io ::read (EDI_RX_WT_CLK_STATUS_PG , i_stgt , GRP0 , LN0 , l_data );
390
- ffdc .set_S_CLK_LANE_BAD_CODE (io ::get (EDI_RX_WT_CLK_LANE_BAD_CODE , l_data ));
391
- ffdc .set_S_WT_CLK_LANE_INVERTED (io ::get (EDI_RX_WT_CLK_LANE_INVERTED , l_data ));
456
+
457
+ uint64_t s_clk_lane_bad_code = io ::get (EDI_RX_WT_CLK_LANE_BAD_CODE , l_data );
458
+ ffdc .set_S_CLK_LANE_BAD_CODE (s_clk_lane_bad_code );
459
+
460
+ uint64_t s_clk_lane_inverted = io ::get (EDI_RX_WT_CLK_LANE_INVERTED , l_data );
461
+ ffdc .set_S_WT_CLK_LANE_INVERTED (s_clk_lane_inverted );
392
462
393
463
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
394
464
{
@@ -405,7 +475,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
405
475
// Slave Eye Optimization
406
476
///////////////////////////////////////////////////////////////////////////
407
477
l_rc = io ::read (EDI_RX_EO_RECAL_PG , i_stgt , GRP0 , LN0 , l_data );
408
- ffdc .set_S_EYE_OPT_STATE (io ::get (EDI_RX_EYE_OPT_STATE , l_data ));
478
+
479
+ uint64_t s_eye_opt_state = io ::get (EDI_RX_EYE_OPT_STATE , l_data );
480
+ ffdc .set_S_EYE_OPT_STATE (s_eye_opt_state );
409
481
410
482
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
411
483
{
@@ -421,7 +493,9 @@ fapi2::ReturnCode add_linktrain_ffdc(
421
493
// Slave Repair
422
494
///////////////////////////////////////////////////////////////////////////
423
495
l_rc = io ::read (EDI_RX_STATIC_REPAIR_STATE_PG , i_stgt , GRP0 , LN0 , l_data );
424
- ffdc .set_S_RPR_STATE (io ::get (EDI_RX_RPR_STATE , l_data ));
496
+
497
+ uint64_t s_rpr_state = io ::get (EDI_RX_RPR_STATE , l_data );
498
+ ffdc .set_S_RPR_STATE (s_rpr_state );
425
499
426
500
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
427
501
{
@@ -430,9 +504,15 @@ fapi2::ReturnCode add_linktrain_ffdc(
430
504
}
431
505
432
506
l_rc = io ::read (EDI_RX_BAD_LANE_ENC_GCRMSG_PG , i_stgt , GRP0 , LN0 , l_data );
433
- ffdc .set_S_BAD_LANE1 (io ::get (EDI_RX_BAD_LANE1_GCRMSG , l_data ));
434
- ffdc .set_S_BAD_LANE2 (io ::get (EDI_RX_BAD_LANE2_GCRMSG , l_data ));
435
- ffdc .set_S_BAD_LANE_CODE (io ::get (EDI_RX_BAD_LANE_CODE_GCRMSG , l_data ));
507
+
508
+ uint64_t s_bad_lane1 = io ::get (EDI_RX_BAD_LANE1_GCRMSG , l_data );
509
+ ffdc .set_S_BAD_LANE1 (s_bad_lane1 );
510
+
511
+ uint64_t s_bad_lane2 = io ::get (EDI_RX_BAD_LANE2_GCRMSG , l_data );
512
+ ffdc .set_S_BAD_LANE2 (s_bad_lane2 );
513
+
514
+ uint64_t s_bad_lane_code = io ::get (EDI_RX_BAD_LANE_CODE_GCRMSG , l_data );
515
+ ffdc .set_S_BAD_LANE_CODE (s_bad_lane_code );
436
516
437
517
if (l_rc != fapi2 ::FAPI2_RC_SUCCESS )
438
518
{
0 commit comments