

---

# **EECS 314**

## **Computer Architecture**

**Spring 2018**  
Assignment Project Exam Help

**Chapter 2**  
<https://powcoder.com>  
**Instructions: Language of  
the Computer**  
Add WeChat powcoder

**Instructor:** Ming-Chun Huang, PhD

[ming-chun.huang@case.edu](mailto:ming-chun.huang@case.edu)


Office: Glennan 514B

# ISA vs. Microarchitecture

- An ISA or **Instruction Set Architecture** describes the aspects of a computer architecture visible to the low-level programmer, including the native datatypes, instructions, registers, addressing modes, memory architecture, interrupt and exception handling, and I/O organization. [Assignment Project Exam Help  
https://powcoder.com](https://powcoder.com)

Add WeChat powcoder

- **Microarchitecture** is the set of internal processor design techniques used to implement the instruction set (including microcode, pipelining, cache systems etc.)



# MIPS: Background

- **MIPS:** *Microprocessor without Interlocked Pipelined Stages*
- **1981:** A Stanford University engineering team headed by Dr. John Hennessy initiates the MIPS RISC architecture project.  
[www.mips.com](http://www.mips.com)
- **1984:** MIPS Computer Systems, Inc. founded by Dr. John Hennessy.
- MIPS is a RISC microprocessor architecture developed by MIPS Technologies.
- 32-bit processor R3000 developed in 1988; the first 64-bit processor released in 1991.

- Large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
  - See MIPS Reference Data tear-out card, and Appendixes B and E



# Instruction Set

---

- ❑ The repertoire of instructions of a computer
- ❑ Different computers have different instruction sets
  - But with many aspects in common
- ❑ Early computers had very simple instruction sets
  - Simplified implementation  
<https://powcoder.com>
- ❑ Many modern computers also have simple instruction sets

# MIPS R3000 Instruction Set Architecture (ISA)

## □ Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
  - coprocessor
- Memory Management
- Special

Registers

R0 - R31

PC

HI

LO

Assignment Project Exam Help


Add WeChat powcoder

3 Instruction Formats: all 32 bits wide

OP	rs	rt	rd	sa	funct	R format
OP	rs	rt		immediate		I format
OP				jump target		J format

# Review: Unsigned Binary Representation

Hex	Binary	Decimal
0x00000000	0...0000	0
0x00000001	0...0001	1
0x00000002	0...0010	2
0x00000003	0...0011	3
0x00000004	0...0100	4
0x00000005	0...0101	5
0x00000006	0...0110	6
0x00000007	0...0111	7
0x00000008	0...1000	8
0x00000009	0...1001	9
...		
0xFFFFFFF0	1...1100	$2^{32} - 4$
0xFFFFFFF1	1...1101	$2^{32} - 3$
0xFFFFFFF2	1...1110	$2^{32} - 2$
0xFFFFFFFF	1...1111	$2^{32} - 1$



# 2s-Complement Signed Integers

- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

Assignment Project Exam Help

- Range:  $-2^{n-1}$  to  $+2^{n-1} - 1$   
<https://powcoder.com>
- Example
  - 1111 1111 1111 1111 1111 1111 1111 1100<sub>2</sub>  
 $= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$   
 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 32 bits
  - 2,147,483,648 to +2,147,483,647

# 2s-Complement Signed Integers

- ❑ Bit 31 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- ❑  $-(-2^{n-1})$  can't be represented
- ❑ Non-negative numbers have the same unsigned and 2s-complement representation
- ❑ Some specific numbers
  - 0: 0000 0000 ... 0000
  - -1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000
  - Most-positive: 0111 1111 ... 1111

# Sign Extension

## ❑ Representing a number using more bits

- Preserve the numeric value

## ❑ In MIPS instruction set

- addi: extend immediate value
- 1b, 1h: extend loaded byte/halfword
- beq, bne: extend the displacement

## ❑ Replicate the sign bit to the left

- c.f. unsigned values: extend with 0s

## ❑ Examples: 8-bit to 16-bit

- +2: 0000 0010 => 0000 0000 0000 0010
- -2: 1111 1110 => 1111 1111 1111 1110

## Aside: Beyond Numbers

- American Std Code for Info Interchange (ASCII): 8-bit bytes representing characters

ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char
0	Null	32	space	48	0	64	@	96	`	112	p
1		33	!	49	1	65	A	97	a	113	q
2		34	"	50	2	66	B	98	b	114	r
3		35	#	51	3	67	C	99	c	115	s
4	EOT	36	\$	52	4	68	D	100	d	116	t
5		37	%	53	5	69	E	101	e	117	u
6	ACK	38	&	54	6	70	F	102	f	118	v
7		39	'	55	7	71	G	103	g	119	w
8	bksp	40	(	56	8	72	H	104	h	120	x
9	tab	41	)	57	9	73	I	105	i	121	y
10	LF	42	*	58	:	74	J	106	j	122	z
11		43	+	59	;	75	K	107	k	123	{
12	FF	44	,	60	<	76	L	108	l	124	
		47	/	63	?	79	O	111	o	127	DEL
15											

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Character Data

---

- Byte-encoded character sets
  - ASCII: 128 characters
    - 95 graphic, 33 control
  - Latin-1: 256 characters
    - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
  - Used in Java, C++ wide characters, ...
  - Most of the world's alphabets, plus symbols
  - UTF-8, UTF-16: variable-length encodings

Assignment Project Exam Help

Add WeChat powcoder

<https://powcoder.com>

# MIPS Arithmetic Instructions

- ❑ MIPS assembly language arithmetic statement

add \$t0, \$s1, \$s2

sub \$t0, \$s1, \$s2

Assignment Project Exam Help

- ❑ Each arithmetic instruction performs only **one** operation


<https://powcoder.com>

- ❑ Each arithmetic instruction fits in 32 bits and specifies exactly **three** operands

destination  $\leftarrow$  source1 op source2

- ❑ Operand order is fixed (destination first)

- ❑ Those operands are **all** contained in the datapath's **register file** ( $\$t0, \$s1, \$s2$ ) – indicated by  $\$$



# Arithmetic Example

- ❑ C code:

$f = (g + h) - (i + j);$

- ❑ Compiled MIPS code:  
[Assignment Project Exam Help](https://powcoder.com)

```
add t0, g, h      # temp t0 = g + h  
add t1, i, j      # temp t1 = i + j  
sub f, t0, t1    # f = t0 - t1
```

## Aside: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 ( <a href="#">hardware</a> )	n.a.
\$at	1	<a href="#">reserved</a> for assembler	n.a.
\$v0 - \$v1	2-3	<a href="#">Assignment Project Exam Help</a> return values	no
\$a0 - \$a3	4-7	arguments	<a href="#">yes</a>
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	<a href="#">Add WeChat powcoder</a> saved values	<a href="#">yes</a>
\$t8 - \$t9	24-25	temporaries	no
\$k0 - \$k1	26-27	<a href="#">reserved</a> for OS kernel	n.a.
\$gp	28	global pointer	<a href="#">yes</a>
\$sp	29	stack pointer	<a href="#">yes</a>
\$fp	30	frame pointer	<a href="#">yes</a>
\$ra	31	return addr	<a href="#">yes</a>

# MIPS Register File


- Holds thirty-two 32-bit registers

- Two read ports and
  - One write port

- Registers are


Assignment Project Exam/Help

- Faster than main memory  
<https://powcoder.com>  
Add WeChat powcoder
    - But register files with more locations are slower (e.g. a 64 word file could be as much as 50% slower than a 32 word file)
    - Read/write port increase impacts speed quadratically
  - Easier for a compiler to use
    - e.g.,  $(A*B) - (C*D) - (E*F)$  can do multiplies in any order vs. stack
  - Can hold variables so that
    - code density improves (since register are named with fewer bits than a memory location)



# Machine Language - Add Instruction

- ❑ Instructions, like registers and words of data, are 32 bits long
- ❑ Arithmetic Instruction Format (**R** format):



op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

# Register Operands

- ❑ Arithmetic instructions use register operands
- ❑ MIPS has a  $32 \times 32$ -bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - 32-bit data called a “word”
- ❑ Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$s0, \$s1, ..., \$s7 for saved variables
- ❑ *Design Principle 2: Smaller is faster*
  - c.f. main memory: millions of locations

# Register Operand Example

## □ C code:

$f = (g + h) - (i + j);$

- f, ..., j in \$s0, ..., \$s4

## Assignment Project Exam Help □ Compiled MIPS code:

<https://powcoder.com>  
add \$t0, \$s1, \$s2  
add \$t1, \$s3, \$s4  
sub \$s0, \$t0, \$t1

# Logical Operations

- ❑ Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	https://powcoder.com	>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

- Useful for extracting and inserting groups of bits in a word

# Shift Operations

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

❑ shamt: how ~~Assignment Project Exam Help~~

❑ Shift left logical <https://powcoder.com>

- Shift left and fill with 0 bits
- $sll$  by  $i$  bits multiplies by  $2^i$

❑ Shift right logical

- Shift right and fill with 0 bits
- $srl$  by  $i$  bits divides by  $2^i$  (unsigned only)

# AND Operations

- ❑ Useful to mask bits in a word
  - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

Assignment Project Exam Help

<https://powcoder.com>

\$t2	0000 0000 0000 0000 0000 1101 1100 0000
\$t1	0000 0000 0000 0000 0011 1100 0000 0000
\$t0	0000 0000 0000 0000 0000 1100 0000 0000

# OR Operations

- ❑ Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2  
Assignment Project Exam Help

<https://powcoder.com>

\$t2 0000 0000 0000 0000 0000 1101 1100 0000

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 0000 0000 0000 0000 0011 1101 1100 0000

# NOT Operations

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
  - $a \text{ NOR } b == \text{NOT}(a \text{ OR } b)$

nor \$t0, \$t1, \$zero

Add WeChat powcoder

Register 0: always  
read as zero

\$t1    0000 0000 0000 0000 0011 1100 0000 0000

\$t0    1111 1111 1111 1111 1100 0011 1111 1111

# MIPS Immediate Instructions

- ❑ Small constants are used often in typical code
- ❑ Possible approaches?
  - put “typical constants” in memory and load them
  - create hard-wired registers (like \$zero) for constants like 1
  - have special instructions that contain constants !

addi \$sp, \$sp, 4 # \$sp = \$sp + 4

slti \$t0, \$s2, 15 # \$t0 = 1 if \$s2 < 15

- ❑ Machine format (I format):

op	rs	rt	16 bit immediate	I format
----	----	----	------------------	----------

- ❑ The constant is kept **inside** the instruction itself!
  - Immediate format **limits** values to the range  $+2^{15}-1$  to  $-2^{15}$

# The Constant Zero

---

- MIPS register 0 (\$zero) is the constant 0
  - Cannot be overwritten
- Useful for common operations
  - E.g., move

Assignment Project Exam Help  
add \$t2, \$s1, \$zero

<https://powcoder.com>

Add WeChat powcoder

## Aside: How About Larger Constants?

- We'd also like to be able to load a 32 bit constant into a register, for this we must use two instructions
- a new "load upper immediate" instruction

lui \$t0, 1010101010101010  
Assignment Project Exam Help

16	0	https://powcoder.com	1010101010101010
----	---	----------------------	------------------

- Then must get the lower order bits right, use
- ori \$t0, \$t0, 1010101010101010

1010101010101010	0000000000000000
------------------	------------------

0000000000000000	1010101010101010
------------------	------------------

---

1010101010101010	1010101010101010
------------------	------------------

# MIPS Memory Access Instructions

- ❑ MIPS has two basic **data transfer** instructions for accessing memory

lw \$t0, 4(\$s3) #load word from memory

sw \$t0, 8(\$s3) #store word to memory

- ❑ The data is loaded into (lw) or stored from (sw) a register in the register file – a 5 bit address  
**Add WeChat powcoder**
- ❑ The memory address – a 32 bit address – is formed by adding the contents of the **base address register** to the **offset** value
  - A 16-bit field meaning access is limited to memory locations within a region of  $\pm 2^{13}$  or 8,192 words ( $\pm 2^{15}$  or 32,768 bytes) of the address in the base register
  - Note that the offset can be positive or negative

# Memory Operands

- ❑ Main memory used for composite data

- Arrays, structures, dynamic data

- ❑ To apply arithmetic operations

- Load values from memory into registers
  - Store result from register to memory

- ❑ Memory is byte addressed


- Each address identifies an 8-bit byte

- ❑ Words are aligned in memory

- Address must be a multiple of 4

- ❑ MIPS is Big Endian

- Most-significant byte at least address of a word
  - c.f. Little Endian: least-significant byte at least address



# Memory Operand Example 1

## □ C code:

```
g = h + A[8];
```

- g in \$s1, h in \$s2, base address of A in \$s3

Assignment Project Exam Help

## □ Compiled MIPS code:

- Index 8 requires offset of 32
  - 4 bytes per word

Add WeChat powcoder

```
lw    $t0, 32($s3)      # load word
```

```
add $s1, $s2, $t0
```

offset

base register

## Memory Operand Example 2

□ C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3

Assignment Project Exam Help

□ Compiled MIPS code:

- Index 8 requires offset of 32

```
lw    $t0, 32($s3)      # load word  
add  $t0, $s2, $t0  
sw    $t0, 48($s3)      # store word
```

# Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!