Assignment rejection Help Polling: And Jates Rupts

Add WeChat powcoder

Outline


- I/O Background
- Polling
- Interrupts

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder


Anatomy: 5 components of any Computer



Motivation for Input/Output

- I/O is how humans interact with computers
- I/O gives computers long-term memory Assignment Project Exam Help
- I/O lets computers do amazing things https://powcoder.com







Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

I/O Device Examples and Speeds

 Kilobytes transferred per second from mouse to display... million to one range of rates!
Assignment Project Exam Help

Device	Rehaviour,	Partner	Data Rate KB/s
Keyboard	Rehaviour https://powe Input	Human	0.01
Mouse	And WeCh	attymwcoder	0.02
Voice output	Output	Human	5.00
Floppy disk	Storage	Machine	50.00
Laser Printer	Output	Human	100.00
Magnetic Disk	Storage	Machine	10,000.00
Network-LAN	Input/Output	Machine	10,000.00
Graphics Display	Output	Human	30,000.00

What do we need to make I/O work?

 A way to connect many types of Files APIS devices to the Proc-Mem **Operating System**

• A way to control theignment desject Exam Help respond to them, and the system data com

user programs so they are useful


Mem • A way to present the MtoWeChat powcode PCI Bus **SCSI** Bus cmd reg data req

Instruction Set Architecture for I/O

- What must the processor do for I/O?
 - Input: reads a sequence of bytes
 - Output: writes a sedience of bytest Exam Help
- Some processors havetppe gially dinstructions
- Alternative model (used byeldles) owcoder
 - Use loads for input, stores for output
 - Called "Memory Mapped Input/Output"
 - A portion of the address space is dedicated to communication paths to Input or Output devices (i.e., there is no memory there)

Memory Mapped I/O

- Certain addresses are not regular memory
- Instead, these addresses correspond to registers in I/O devices Assignment Project Exam Help



Processor-I/O Speed Mismatch

- 1 GHz microprocessor can execute 1 billion load or store instructions per second, or 4 GB/s data rate
 - I/O devices data rates range from 6.01 x 88/s Hol BO MB/s
- Input: device may nottibe: ready to desend data as fast as the processor loads it

 Add WeChat powcoder
 - Add WeChat powcoder


 Also, might be waiting for human to act
- Output: device not be ready to accept data as fast as processor stores it
- What to do?

Processor Checks Status before Acting

- Path to device generally has 2 registers:
 - Control Register, says it's OK to read/write (I/O ready) - Data Register, contains data
- Processor reads from **CEAST** OPRESISTER FATOOD, waiting for device to set Ready bit in Control register (Q becomes 1) to say its OK
- Processor then loads from (input) or writes to (output) data register
 - Load from or Store into Data Register resets Ready bit (1 becomes 0) of **Control Register**

I/O Simulation

- MARS (and SPIM) simulate one I/O device:
 - Memory-mapped terminal (keyboard + display)
 - Read from keyboard (<u>receiver</u>); 2 device registers
 - Writes to Ateriginal (nt Project) Exdeviled by isters



I/O Control and Data Registers

- Control register rightmost bit (0): Ready
 - Receiver: Ready==1 means character in Data Register has not yet been read; the 14 haiges to Wiert tatums Feder from Data Register
 - Transmitter: Ready==1ttps://ps.transmitter is ready to accept a new character; 0 means the transmitter is still busy writing last char
- The I.E. (interrupt enable) bit well assets later
- Data register rightmost byte has data
 - Receiver: last char from keyboard; other bytes in word are zero
 - Transmitter: when we write the rightmost byte, this will write the char to the display

I/O Example

Input: Read from keyboard into \$v0

```
lui $t0, 0xffff # memory address 0xffff0000

Waitloop: lw Assighm@fftProject Ex#nredelper control

andi $t1,$t1,0x0001 # check ready bit with mask

beq $thttps://powedder.com

lw $v0, 4($t0) # data
```

```
lui $t0, 0xffff # memory address 0xffff0000
Waitloop: lw $t1, 8($t0) # transmitter control
andi $t1,$t1,0x0001 # check ready bit with mask
beq $t1,$zero, Waitloop
sw $a0, 12($t0) # data
```

Processor waiting for I/O called Polling

Cost of Polling?

- Assume a processor with a 1 GHz clock takes 400 clock cycles for a polling operation (call polling routine, accessing the device, and returning)
- Determine % of processor time for polling...
 - Mouse polled 30 Hz sods Worthampswsed movement



% Processor time to poll mouse

- Mouse Polling, Clocks/sec
 - $= 30 \times 400$
 - = 12000 clocks/sec Assignment Project Exam Help
- % Processor for pollihgtps://powcoder.com

$$\frac{12 \times 10^{3}}{1 \times 10^{9}} = 0.0012\%$$

Polling mouse little impact on processor

Cost of Polling?

- Assume a processor with a 1 GHz clock takes 400 clock cycles for a polling operation (call polling routine, accessing the device, and returning)
- Determine % of processor time for polling...
 - Floppy disk transfers data ₩€Cbytepameoder
 - Has a data rate of 50 KB/second
 - No data transfer can be missed



% Processor time to poll mouse, floppy

- Frequency of Polling Floppy
 - = 50 KB/s /2B = 25K polls/sec Assignment Project Exam Help
- Floppy Polling, Clocks/sec https://powcoder.com = 25K × 400 = 10,000,000 clocks/sec
- % Processor for polling. WeChat powcoder

$$\frac{10 \times 10^6}{1 \times 10^9} = 1\%$$

OK if not too many I/O devices

Cost of Polling?

- Assume a processor with a 1 GHz clock takes 400 clock cycles for a polling operation (call polling routine, accessing the device, and returning)
- Determine % of processor time for polling...
 - Hard disk transfers dated Me Bytter WARder
 - Can transfer at 16 MB/second
 - Again, no transfer can be missed



% Processor time to hard disk

- Frequency of Polling Disk
 - = 16 MB/s /16B = 1M polls/sec Assignment Project Exam Help
- Disk Polling, Clocks/sec = 1M × 400 = 400,000,000 clocks/sec
- % Processor for polling. WeChat powcoder

$$\frac{400 \times 10^6}{1 \times 10^9} = 40\%$$

Unacceptable!

What is the alternative to polling?

- Wasteful to have processor spend most of its time "spin-
- waiting" for I/O to be ready

 Assignment Project Exam Help

 Want an unplanned procedure call that would be invoked only when I/O device is ready://powcoder.com
- Solution: use exception meen and solution is a solution of the solution of t the program when I/O ready, return when done with data transfer

I/O Interrupt


- An I/O interrupt is like overflow exceptions except that
 - An I/O interrupt is "asynchronous"
 Assignment Project Exam Help
 More information needs to be conveyed
- An I/O interrupt is asynchronous with respect to instruction Add WeChat powcoder execution
 - It is not associated with any instruction, but it can happen in the middle of any given instruction
 - It does not prevent any instruction from completion

Definitions for Clarification

- Exception:
 - signal marking that something "out of the ordinary" has happened and needs to be handled
- Interrupt:
 - asynchronous exceptiondd WeChat powcoder
- Trap:
 - synchronous exception



Interrupt Driven Data Transfer



Instruction Set Support for I/O Interrupt

- Save the PC for return
 - But where?

Assignment Project Exam Help

- Where to go when interrupt occurs?
 - MIPS defines location: 0x80000180
- Determine cause of interrupt? at powcoder
 - MIPS has Cause Register, 4-bit field
 (bits 5 to 2) gives cause of exception

Instruction Set Support for I/O Interrupt


- Portion of MIPS architecture for interrupts called coprocessor 0
- Coprocessor 0 Instructions Assignment Project Exam Help
 - Data transfer: lwc0, swc0
 - https://powcoder.com
 - Move: mfc0, mtc0
- Coprocessor O Registers. WeChat powcoder

Name	Number	Usage
Status	\$12	Interrupt enable
Cause	\$13	Exception type
EPC	\$14	Return address

Interrupt Driven I/O Simulation

• I.E. is the Interrupt Enable bit... set it to 1 to have interrupt occur whenever Ready bit is set

Assignment Project Exam Help



Benefit of Interrupt-Driven I/O

- Find the % of 1 GHz processor consumed if the hard disk is only active 5% of the time
 - Assignment Project Exam Help
 Assuming 500 clock cycle overhead for each transfer, including the interrupt
 https://powcoder.com
 - Also assume the hardadiakwarctransfer at 16 MB/s in 16 byte chunks



Benefit of Interrupt-Driven I/O

• Answer:

- Disk Interrupts/sec = 16 MB/s /16B = 1M interrupts/sec = 16 MB/s /16B = 1M interrupts/sec
- % Processor needed during transfer:

$$\frac{500 \times 10^6}{1 \times 10^9} = 50\%$$

• Disk active $5\% \Rightarrow 5\% \times 50\% \Rightarrow 2.5\%$ busy

Questions Raised about Interrupts

- Which I/O device caused exception?
 - Needs to convey the identity of the device generating the interrupt Assignment Project Exam Help
- Can avoid interrupts during the interrupt routine?
 - https://powcoder.com
 What if more important interrupt occurs while servicing this interrupt?
 Add WeChat powcoder
 - Allow interrupt routine to be entered again?
- Who keeps track of status of all the devices, handle errors, know where to put/supply the I/O data?

4 Responsibilities leading to OS

- The I/O system is shared by multiple programs using the processor
- Assignment Project Exam Help

 Low-level control of I/O device is complex because requires managing a set of concurrent events and because requirements for correct Wevibet control are often very detailed
- I/O systems often use interrupts to communicate information about I/O operations
- Would like I/O services for all user programs under safe control

4 Functions OS must provide

- Provides abstractions for accessing devices by supplying routines that handle https://ever device operations
- Handles the exceptions generated by a program)
- Tries to provide equitable access to the shared I/O resources, as well as schedule accesses to enhance system performance

Things to Remember

- I/O gives computers their 5 senses
- I/O speed range is million to one Assignment Project Exam Help
- Because of the speed of the processor, it must synchronize https://powcoder.com
 with I/O devices before using them (reading or writing)
- Polling works, but expensive Add WeChat powcoder
 - Processor repeatedly queries devices
- Interrupts work, but are more complex
 - Device causes an exception, causing OS to run to deal with the device
- I/O control leads to Operating Systems

Review and More Information

Textbook 5th edition A7 and A8

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder