

Outline

- Memory Hierarchy
- Direct-Mapped Cache Assignment Project Exam Help
- Types of Cache Misses https://powcoder.com
- A (long) detailed example Add WeChat powcoder

Memory Hierarchy (1/4)

- Processor


 - executes programs
 Assignment Project Exam Help
 runs on order of nanoseconds to picoseconds
 - needs to access code and data for programs: where are these?
- Disk

- Add WeChat powcoder
- HUGE capacity (virtually limitless)
- VERY slow: runs on order of milliseconds
- so how do we account for this gap?

Memory Hierarchy (2/4)

- Memory (DRAM)
 - smaller than disk (not limitless capacity)
 Assignment Project Exam Help
 contains <u>subset</u> of data on disk: basically portions of programs that
 - contains <u>subset</u> of data on disk: basically portions of programs that are currently being runters://powcoder.com
 - much faster than disk memocynacosses don't slow down processor quite as much
 - Problem: memory is still too slow (hundreds of nanoseconds)
 - Solution: add more layers (caches)

Memory Hierarchy (3/4)




Size of memory at each level

As we move to deeper levels the latency goes up and price per bit goes down.

Memory Hierarchy (4/4)

- If level is closer to Processor, it must...
 - Be smaller
 - Be faster
 Assignment Project Exam Help
 - Contain a subset (mosttpsceptly used data) of lower levels beneath it (i.e., levels farther from processor)
 - (i.e., levels farther from processor)
 Contain <u>all</u> the data in higher levels above it (i.e., levels closer to processor)
- Lowest Level (usually disk) contains all available data
- Is there another level lower than disk?

Memory Hierarchy



• Purpose:

Faster access to large memory from processor

Memory Hierarchy Analogy: Library (1/2)

- You (the processor) are writing a term paper at a table in Schulich
- Schulich Library is equivalent to disk
 - essentially limitless capacity

 - very slow to retrieve Add WeChat powcoder
- Table is memory
 - smaller capacity: means you must return book when table fills up
 - easier and faster to find a book there once you've already retrieved it

Memory Hierarchy Analogy: Library (2/2)

- Open books on table are <u>cache</u>
 - smaller capacity: can have very few open books fit on table; again, Assignment Project Exam Help when table fills up, you must close a book
 - much, much faster to the work and er.com
- Illusion created: who had blood blo
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis

- Disk contains everything
- When Processor needs something bring it into to all lower levels of memory
- Cache contains copies of data in memory that are being used
- Memory contains copies of data on disk that are being used
- Entire idea is based on *Temporal Locality*: if we use it now, we'll want to use it again soon (a Big Idea)

Intel Pentium 5 Prescott

Trace Cache Access. **Instruction Trace Cache Execution Pipeline Start** next Address Predict Trace Cache Micro code Sequencer Register Alias History Tables (4x128) Fill Buffers Micro code Flash & ROM Register Alias Tables Trace Cache Branch Prediction Table (BTB), 1024 entries. 16k uOps Return Stacks (4 x16 entries) 128 kByte Trace Cache next IP's (4x) 8 way set Instruction Decoder associative La Grande uControle 8 x 512 sets RAM/ROM of 4 uOps Up to 4 decoded uOps/cycle out (from max. one x86 instr/cycle) Instructions with more than four are handled by Micro Sequencer Raw Instruction Bytes in Data TLB, 64 entry fully associative, between threads dual ported (for loads and stores) Front End Branch Prediction Tables (BTB), shared, 4096 entries in total Instruction TLB's 128 entry, fully associative for 4k and 4M pages. In: Virtual address [47:12] Floating Out: Physical address [39:12] + Point 2 page level bits Registers Legacy Floating **Instruction** Fetch Point from L2 cache and Multiply Legacy **Branch Prediction** 512 kByte 512 kByte Floating L2 Cache Tags Pnt.Add Line L2 Cache L2 Cache Transfer Block L2 Phys. Buffers Tags Front Side Bus Interface, 533..800 MHz

Buffer Allocation & Register Rename

Instruction Queue (for less critical fields of the uOps)
General Instruction Address Queue & Memory Instruction Address Queue (queues register entries and latency fields of the uOps for scheduling)

uOp Schedulers

Parallel (Matrix) Scheduler for the two double pumped ALU's

General Floating Point and Slow Integer Scheduler: (8x8 dependency matrix)

FP Move Scheduler: (8x8 dependency matrix)

Load / Store Linear Address Collision History Table

Load / Store uOp Scheduler: (8x8 dependency matrix)

FP, MMX, SSE1..3

Floating Point, MMX, SSE1...3 Renamed Register File 256 entries of 128 bit.

Integer Execution Core

- (1) uOp Dispatch unit & Replay Buffer Dispatches up to 6 uOps / cycle
- (2) Integer Renamed Register File 256 entries of 32 bit (+ 6 status flags) 12 read ports and six write ports
- (3) Databus switch & Bypasses to and from the Integer Register File.
- (4) Flags, Write Back
- (5) Double Pumped ALU 0
- (6) Double Pumped ALU 1
- (7) Load Address Generator Unit
- (8) Store Address Generator Unit
- (9) Load Buffer (96 entries)
- (10) Store Buffer (48 entries)

(13) Databus multiplexing

Athlon XP-64 Core

 The greatest share of the surface (over 50 percent) is taken up by the 1 MB L2 cache.




Cache Design

- How do we organize cache?
- Where does each memory address map to? Assignment Project Exam Help
 - Remember that cache is subset of memory, so multiple memory addresses map to the tame cache location.
- How do we know which elements are its cache?
- How do we quickly locate them?


Direct-Mapped Cache (1/2)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 Assignment Project Exam Help
 — Therefore, we only need to look in a single location in the cache to
 - Therefore, we only need to look in a single location in the cache to see if the data exists httpse/packgoder.com
 - A block is the unit of transfer between cages and memory



Issues with Direct-Mapped

- 1 Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- 2 What if we have a bissignment Project Exam Help
- Solution: divide memorlytapkd//exsvirctodehreemfields



Direct-Mapped Cache Terminology

- All fields are read as unsigned integers.
- The *Index*: specifies the cache index (which "row" of the cache we should look in)
- The *Offset*: once we've found correct block, specifies which byte within the block We Wantat powcoder
- The Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location

 Suppose we have a direct-mapped 16KB cache with 4 word blocks.

 Assignment Project Exam Help
 Determine the size of the tag, index and offset fields if we're using a 32-bit architecture. powcoder.com

Add WeChat powcoder



- Offset
 - need to specify correct byte within a block Assignment Project Exam Help
 - block contains
 - 4 words = 16 bytes:/powcoderscom
 - need 4 bits to specify contract to make powcoder

Index

```
    need to specify correct row in cache
```

```
# rows/cache = # blocks/cache (there's one block/row)

= \frac{\text{bytes/cache}}{\text{bytes/row}}

= \frac{2^{14} \text{ bytes/cache}}{2^4 \text{ bytes/row}}

= 2^{10} \text{ rows/cache}
```

need 10 bits to specify this many rows

- Tag
 - used remaining bits as tag
 Assignment Project Exam Help
 tag length = memory address bits minus offset bits minus index bits
 - - = 32 4 httpp://powcoder.com
 - = 18 bits Add WeChat powcoder
 - so the tag is leftmost 18 bits of memory address

Accessing data in a direct mapped cache

• Example: 16KB, directmapped, 4 word blocks


Memory

Address (hex)	Value of Word
•••	•••
0000010	a
00000014	b
00000014 00000018	C
Exam Help	d
. Exam neip	

Read 4 addresignment Project I

0x00000014
0x0000001C
0x00000034
0x00000034
0x00000034
0x00000034
0x000000034
0x000000034
0x000000034
0x000000034
0x000000034
0x000000034

- Memory values on right:
 - Let us only consider cache and memory levels of hierarchy



Accessing data in a direct mapped cache

4 Addresses:


```
0x0000014, 0x0000001C, 0x00000034, 0x00008014
```

• 4 Addresses divided (force payenience) into Tag, Index, Byte Offset fields 0000000000000000 000000001 0100 Add WeChat powcoder 1100 0000000000000000 000000011 0000000000000010 000000001 **Offset** Tag Index


Accessing data in a direct mapped cache

- Lets go through accessing some data in this cache
 - 16KB, direct-mapped, 4 word blocks
- Will see 3 types of everite nment Project Exam Help
- cache miss: nothing in cachesin/popycopdiate block, so fetch from memory
- cache hit: cache block is valid and contains proper address, so read desired word
- <u>cache miss, block replacement</u>: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory

16 KB Direct Mapped Cache, 16B blocks




Read 0x0000014




So we read block 1 (000000001)

	rag neid		If	_ maex neid Ons	
Va Index	lid Tag	0x0-3	0x4-7	0x8-b	0xc-f
\ O [0		Accionmor	ıt Project Ex	rom Holn	
2	0	Assignmen	it Project Ex	tani rieip	
3	0	https:/	/powcoder.c	om	
1 2 3 4 5 6 7	0	Add V	VeChat pow	coder	
6	0				
/ [[0				
•••			•••		
1022 1023	0				
TUZJ	U I				

No valid data



So load that data into cache, setting tag, valid



Read from cache at offset, return word **b** 0000000000000000 000000001 0100 Tag field Index field _Offset **Valid** $0 \times 4 - 7$ d-8x00x0-30xc-f Index Tag Assignment Project Exam Help d 234567 https://powcoder.com Add WeChat powcoder


•••	•••	
1022 ₀ 1023 ₀		
10230		

Read 0x000001C

0000000000000000 000000001 1100 Tag field Index field Offset

			ray nelu	11	IUEX IIEIU	Oliget
Valid Index Tag		d Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	0	Assignmen	t Project Ex	am Help	d
2	0				<u>-</u>	
1 2 3 4 5 6	0		https:/	/powcoder.c	om	
4	0			T .		
5	0		Add V	VeChat pow	coder	
6	0			1		
7	0					
•••				•••		
1022	20					
1023						


Data valid, tag OK, so read offset return word d




Read 0x0000034

0000000000000000 000000011 0100 Tag field Index field Offset **Valid** 0x4-70x8-b0x0-30xc-f Index Tag Assignment Project Exam Help d 234567 https://powcoder.com Add WeChat powcoder ••• ••• **1022**0 10230

So read block 3



No valid data




Load that cache block, return word **f** 0000000000000000 000000011 0100 Tag field Index field Offset **Valid** 0x4-70x0-30x8-b0xc-f Index Tag Assignment Project Exam Help d enttns knoweoder com g **4** 5 6 7 Add WeChat powcoder ••• ••• **1022**0 **1023**0


Read 0x00008014

00000000000000010 000000001 0100
Tag field Index field Offset

V	ali	d				
Inde	X	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	0	Assignmen	it Profect Ex	am Help	d
2	0		O		•	
1 2 3 4 5 6	1	0	https:/	/pow c oder.c	om g	h
4	0		1	1		
5	0		Add V	VeChat pow	coder	
	0			1		
7	0					
•••				•••		
1000	√ ⊒					
1022						
1023	30					



Cache Block 1 Tag does not match (0 != 2)




Miss, replace block 1 with new data & tag

 00000000000000010
 000000001
 0100

 Tag field
 Index field
 Offset

			19.19.			
Valid Index		d Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
ĺ	1	2	Assignmer	t Project Ex	cam Help	
2	0				•	
3	1	0	https:/	/pow c oder.c	om g	h
4	0		1	1		
1 2 3 4 5 6	0		Add V	VeChat pow	coder	
6	0			r		
7	0					
•••				•••		
1022	20					
1023	30					

And return word j



Do an example yourself. What happens?

Cache: Hit, Miss, Miss with replace?
 Values returned: a ,b, c, d, e, ..., k, l?

...

- Read address 0x00000030?
 0000000000000000 000000011 0000

Cache Valid Index Tag		https:// 0x0-3	0xc-f			
0	0		Add V	VeChat pow	coder	
1	1	2	i	j	k	
2 3	0					
3	1	0	е	f	g	h
4	0					
5	0					
6	0					
7	0					

Answers

MemoryAddress Value of Word

0x0000001c a miss

Index = 1, Tag hishaten, yeoo 65000030 e
replace from memory, 00000034 f
Offset = 0xc, Add & YeChat pow 600038 g
Therefore, returned 0000003c h

- Therefore, returned values are:
 - -0x00000030 = e
 - -0x000001c = d

•••	•••
00008010	i
00008014	į
00008018	k
0000801c	
•	•

"And in Conclusion..."

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy: Exam Help
 - each successively hightepsevelowortdenscomost used" data from next lower level
 - Add WeChat powcoder
 exploits temporal locality and spatial locality
 - do the common case fast, worry less about the exceptions (design principle of MIPS)
- Locality of reference is a Big Idea

Review and More Information

• Sections 5.1 - 5.3 of textbook

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder