v0.9.1-prerelease - this is incremental fixes over 0.9.0-prelease found during review

This is effectively a service pack for the previous release, fixing issues which have been found.

What's Changed

Noting redundant cases in encodings:

• Reserve redundant SCBNDSI encodings by @arichardson in #418
• Mark c0-authorized loads and stores as extensible by @nwf in #403

Spec changes (4 PRs to achieve the ACPERM solution)

• clarify ACPERM rules by @tariqkurd-repo in #421
• apply ACPERM rules in order by @tariqkurd-repo in #427
• Fix typo in ACPERM rules by @tomaird in #429
• Fix RV32 Zcherilevels ACPERM by @tariqkurd-repo in #440

extension implication rules

• vm requires pte scheme by @tariqkurd-repo in #447

typos and minor fixes

• typos and minor fixes by @tariqkurd-repo in #409
• Makefile: fix the version number by @martin-kaiser in #412
• fix LC encoding diagram by @tariqkurd-repo in #414
• Xtval2 clarification by @tariqkurd-repo in #419
• clarify writes to dinfc by @tariqkurd-repo in #417
• improve dinfc wording by @tariqkurd-repo in #420
• level-ext: fix permission encoding table by @martin-kaiser in #423
• sort out extensions xrefs by @tariqkurd-repo in #422
• Adding comma to list by @ricki-code in #425
• Add CL to null cap table by @tomaird in #430
• Fix minor typo in PTE section by @Timmmm in #433
• add missing words by @tariqkurd-repo in #435
• Add SL description to all store cap instructions by @tomaird in #431
• add CL rules for CBLD and SCSS by @tariqkurd-repo in #437
• local/global clarification by @tariqkurd-repo in #436
• Clarify interaction of levels with sealed capabilities by @arichardson in #439
• clarify that quad 2 and 3 entries 4 and 5 are reserved when LVLBITS=2 by @tariqkurd-repo in #442
• Xstatus.CRG clarification by @tariqkurd-repo in #443
• reinstate mstatus.CRG with justification by @tariqkurd-repo in #445
• replace incorrect constants with variables for pcc.M by @tariqkurd-repo in #444
• Clarify behaviour of vstid/vstidc registers. by @buxtonpaul in #446

New Contributors

• @nwf made their first contribution in #403

Full Changelog: v0.9.0-prerelease...v0.9.1-prelease

v0.9.0-prerelease

What's Changed

New features

• Hypervisor extension integration by @andresag01 in #236
• Introduce a Load Mutable permission by @arichardson in #212
• Introduce GCTYPE to obtain the capability type by @arichardson in #337
• Allow alternative capability encodings by @andresag01 in #357
• Control access to Zstid CSRs by @andresag01 in #358
• Integrating vector and CHERI for RISC-V by @andresag01 in #365
• PTE proposal with load-side barrier bits by @andresag01 in #234
• add auipc note by @tariqkurd-repo in #390
• Introduce capability levels by @arichardson in #355

Spec changes

• Make CRE not a WARL field by @Timmmm in #332
• Re-instate GCMODE instruction by @andresag01 in #350
• Allow XLEN writes to new CSRs in Zcherihybrid by @andresag01 in #354
• Permute permissions bitmap for acperm/gcperm by @andresag01 in #351
• controlling the cheri mode to enter when entering debug mode by @tariqkurd-repo in #370
• add extra information into exception reporting by @tariqkurd-repo in #373
• Swap roles of xtval and xtval2 by @andresag01 in #379
• Miscellaneous fixes for gctype and scss by @andresag01 in #383
• unify 32-bit encodings for load/store/amo to use RV64 versions by @tariqkurd-repo in #385
• optionally simplify lm_perm by @tariqkurd-repo in #387
• split MODESW into MODESW.CAP and MODESW.INT by @tariqkurd-repo in #406

Clarifications

• Clarified the "malformed capabilities" definition by @jasonyu1996 in #320
• Reword the ASR description to clarify Zstid register behaviour. by @buxtonpaul in #335
• Clarify legalisation of dpcc by @tomaird in #345
• Clarify sealed mepcc behaviour by @PRugg-Cap in #347
• Add extension maturity table by @tariqkurd-repo in #369
• Indicate GCMODE output for non-X caps by @andresag01 in #377
• pointer masking support by @tariqkurd-repo in #368
• Clarify rs2 values for scmode by @andresag01 in #382
• add note about choosing when to check the tag on a load by @tariqkurd-repo in #381
• Add a quick-start guide by @PeterRugg in #404
• attempt at listing some system rules with examples by @tariqkurd-repo in #401
• Chapter 3 note about the relationship between privileged and unprivileged components by @jasonyu1996 in #321

Simple typo or formatting fixes

• Fix typo. by @buxtonpaul in #330
• hybrid: fix a sentence that uses the old definition of M by @martin-kaiser in #336
• Miscellaneous wording and typo fixes by @andresag01 in #346
• Delete incorrect note in atomic store operation by @arichardson in #348
• Do not include CHERIv9 annotations by default by @andresag01 in #364
• Use "bounds" violation instead of "length" by @arichardson in #367
• Miscellaneous fixes by @andresag01 in #371
• Fix typo in debug integration spec by @andresag01 in #378
• Rename insn access fault to fetch fault by @andresag01 in #380
• remove false comments from RV32 permission encoding table by @tariqkurd-repo in #386
• Align authors and contributor lists by @andresag01 in #388
• Organize tables into appendix by @andresag01 in #394
• Changing c.mv mnemonic font to be red monospace by @ricki-code in #397
• Remove redundant c.addi4spn link by @tomaird in #399
• Make FP reg operand notation consistent by @andresag01 in #398
• Add table and notes about CRE by @andresag01 in #396
• Remove outdated 'leg' specifier by @tomaird in #405

New Contributors

• @jasonyu1996 made their first contribution in #320
• @tomaird made their first contribution in #345
• @ricki-code made their first contribution in #397

Full Changelog: v0.8.3-prerelease...v0.9.0-prerelease

v0.8.3-prerelease

What's Changed

Spec changes

• fix jump descriptions, and add in the invalid address exception by @tariqkurd-repo in #246
• Make DDC, MTDC, STDC require CRE by @tariqkurd-repo in #250
• Fix scmode by @tariqkurd-repo in #251
• change utidc address to avoid conflict by @tariqkurd-repo in #275
• Fix capability address align exception priority by @PRugg-Cap in #288
• Extended tid chapter for m mode capabilities by @francislaus in #284
• Make prefetch.i use pcc instead of ddc in integer mode by @andresag01 in #319
• swap sense of M-bit, so that 0 is cap mode by @tariqkurd-repo in #305

Clearing up behaviour of incorrectly formed capabilities - filling in spec gaps

• GCPERM also returns zero if ACPERM rules aren't followed by @tariqkurd-repo in #261
• Clarify the behaviour of CBLD with cs1=c0 by @Timmmm in #264
• Clarify behaviour of scss with malformed bounds by @Timmmm in #279
• clarify malformed cap handling by @tariqkurd-repo in #285
• ACPERM clears tag if reserved bits are set by @tariqkurd-repo in #328
• fix issues 295, 297 by @tariqkurd-repo in #299

Clarifications

• fix xrefs, and add note about debug mode by @tariqkurd-repo in #247
• remove out of date CLR mnemonic by @tariqkurd-repo in #255
• clarify ACPERM by @tariqkurd-repo in #256
• note about opcode remapping for RV64 by @tariqkurd-repo in #257
• clarify GCPERM unpacking by @tariqkurd-repo in #269
• Clarify that tag is set on DDC when entering debug by @PRugg-Cap in #267
• C.JAL and C.J are not register-based by @StephenHuwClarke in #262
• Fix the malformed check to remove duplicate RV32 bounds encodings by @PRugg-Cap in #270
• remove the M-bit from AP by @tariqkurd-repo in #268
• another attempt at removing M from AP by @tariqkurd-repo in #271
• Clarify read behaviour of misc CSR ops by @PRugg-Cap in #266
• better specification of opcode mappings by @tariqkurd-repo in #280
• clarify 16-bit instruction mapping by @tariqkurd-repo in #282
• acperm: clarify ASR rule for MXLEN=32 by @martin-kaiser in #289
• Replace references to T8 with L8 in the bounds encoding, and provide … by @buxtonpaul in #291
• Minor rephrasing for L8 bit description by @gameboo in #292
• Fix sentry paragraph for jump instructions by @mayyamal in #287
• Clarify wrapping behaviour of capability bounds by @PRugg-Cap in #296
• remove pcc + 4 for the next PC, as it's not always correct by @tariqkurd-repo in #304
• Reword the scss instruction. by @buxtonpaul in #316
• clarify when prefetches don't prefetch by @tariqkurd-repo in #315
• clarify observing the M-bit by @tariqkurd-repo in #314
• fix invalid address handling definition to cover all bytes in the range by @tariqkurd-repo in #327

Simple typo or formatting fixes

• fix formatting of mode name by @tariqkurd-repo in #249
• change block style to fix formatting by @tariqkurd-repo in #253
• fix mode formatting by @tariqkurd-repo in #277
• xref fix by @tariqkurd-repo in #301

New Contributors

• @StephenHuwClarke made their first contribution in #262
• @buxtonpaul made their first contribution in #291
• @gameboo made their first contribution in #292

Full Changelog: v0.8.2-prerelease...v0.8.3-prerelease

v0.8.2-prerelease

Minor spec changes:

• Removed src1 != 0 constraint for cbld by @francislaus in #219
• make CBLD follow ACPERM rules by @tariqkurd-repo in #238
• Clarify CRE spec and note which instructions depend on it by @tariqkurd-repo in #223
• Fix exception codes, the invalid address exception was missing by @tariqkurd-repo in #241

Minor spec fixes and clarifications:

• Fix dscratch{0,1}c reset values by @AJoannou-Cap in #200
• Make CSRR{S|W} read CLEN bits by @andresag01 in #203
• Fix bit indices of envcfg registers by @PRugg-Cap in #208
• amoswap_32bit_cap: fix the amoswap.c mnemonics by @martin-kaiser in #210
• amo_32bit.adoc: fix the amo.[w|d] mnemonics by @martin-kaiser in #211
• Correct the length violation condition for cbo.clean & cbo.flush by @Timmmm in #216
• add note about PA handling, and add exception classes by @tariqkurd-repo in #226
• Clarify bit-slices in edge cases of the decoded bound figure by @PRugg-Cap in #228
• Fix typo in csrr pseudoinstruction by @mayyamal in #233

Notes

• Add note that INVAL is dangerous and should be FLUSH by @tariqkurd-repo in #221

Extension and mode renaming

• Make CHERI extension names legal by @andresag01 in #207
• rename legacy to hybrid by @tariqkurd-repo in #232

Typos, formatting, dead text removal, misc

• Makefile: (trivial) show which file is being generated by @martin-kaiser in #209
• Remove reset notice for debug CSRs without tag/metadata by @andresag01 in #202
• Chapter 1 minor revision by @marnovandermaas in #204
• keep tables together by @tariqkurd-repo in #206
• Remove unused prefetch exception text by @Timmmm in #214
• Minor revisions to anatomy chapter by @marnovandermaas in #215
• Remove out of place text in legacy ext by @andresag01 in #235
• Fix minor typos wording by @andresag01 in #237
• contributors and version number by @tariqkurd-repo in #239
• resolve problem with mode names by @tariqkurd-repo in #242
• bump version number, as v0.8.1 had a problem by @tariqkurd-repo in #243

New Contributors

• @AJoannou-Cap made their first contribution in #200
• @marnovandermaas made their first contribution in #204
• @martin-kaiser made their first contribution in #209
• @mayyamal made their first contribution in #233

Full Changelog: v0.8.0-prerelease...v0.8.2-prerelease

v0.8.0-prerelease

New or removed extensions

• Added thread identifier (TID) by @francislaus in #187
• Merge Zcheri_mode and Zcheri_legacy by @arichardson in #161

Capability encoding changes and fixes

• Fix minor nits in representable region section by @PRugg-Cap in #147
• Revert "Fix malformed check to avoid 65-bit top overflow" by @arichardson in #196
• Fix the auipcc reachability challenge by @PeterRugg in #116
• Permission transitions by @tariqkurd-repo in #175
• Define a new 32-bit permissions format by @arichardson in #155
• Fix malformed check to avoid 65-bit top overflow by @PRugg-Cap in #184

Specification changes

• Remove old text: PCC is no longer a CSR by @PRugg-Cap in #157
• Clarify that misaligned SC/LC except by @andresag01 in #125
• fix-issue-122: Add rules around programming CRE and CME bits, and variable XLEN by @tariqkurd-repo in #126
• fix C.MODESW encoding so it doesn't overlap C.SUBW by @tariqkurd-repo in #137
• Remove JALR.MODE by @arichardson in #167
• Change CSR/jump/branch invalid address handling by @andresag01 in #188
• Document minimum resources for Sdext operation by @sorear in #88
• Define AP field for Infinite on purecap and legacy exts by @andresag01 in #197
• Merge XLEN and CLEN CSR address space by @arichardson in #168
• change Zcmt checking to PCC bounds in legacy mode, and change JVTC reset value by @tariqkurd-repo in #178
• Remove the CHERI mode enable CSR bits by @arichardson in #174

Build or formatting

• Add IntelliJ editing plugin support by @arichardson in #120
• Add missing tag to CSR diagrams by @andresag01 in #129
• Tiny fixes 2 by @sorear in #131
• Fix broken variable resolution in title by @andresag01 in #172
• fix broken xref - build on main is broken by @tariqkurd-repo in #185
• reorder capability chapter to show cap layout first by @axel-h in #23

Other changes, clarifications, fixes, etc

• Redundant pcc unseal text by @tariqkurd-repo in #124
• add ASR permission and target out of bounds exception priority by @tariqkurd-repo in #128
• Update CTestSubset mnemonic by @Timmmm in #135
• Invert subset/superset for CBLD by @Timmmm in #136
• Mnemonic fixes by @PRugg-Cap in #146
• C.SC and C.SCSP imm should be 64-bit aligned (RV32) by @James-Williams in #150
• MODESW, CBO.* - Specify all bits of funct5 fields by @James-Williams in #152
• Fix CSR menmonic operand order in specification by @veselypeta in #148
• Indicate tag value for NULL and Infinite caps by @andresag01 in #153
• Fix various Zba bugs by @PRugg-Cap in #160
• Indicate that GPRs have tag cleared on reset by @andresag01 in #170
• encoding fixes by @tariqkurd-repo in #177
• Add table with exception priority with triggers by @andresag01 in #171
• Remove XLENMAX by @sorear in #123
• make SH4ADD/SH4ADD.UW RV64 only by @tariqkurd-repo in #181
• Add some missed RV64 prerequisites by @PRugg-Cap in #183
• Clarify that cbld cd.tag=0 if checks fail by @andresag01 in #189
• Clarify non-user mode CSRs in CSR insns listing by @andresag01 in #192
• Fix typo in SCADDR listings by @andresag01 in #194
• Fix typos in instruction listings by @andresag01 in #195

New Contributors

• @PRugg-Cap made their first contribution in #146
• @James-Williams made their first contribution in #150

Full Changelog: v0.7.1-prelease...v0.8.0-prerelease

v0.7.1-prelease

What's Changed - Spec Changes, fixes and clarifications:

• Removed that prefetch instructions can throw exceptions by @francislaus in #7
• Added exceptions to compressed jump instructions by @francislaus in #26
• [RISCV-CHERI] Fix description of CSetMode by @veselypeta in #27
• correct prerequisite rules by @tariqkurd-repo in #35
• correct shift and add operands by @tariqkurd-repo in #33
• fixed prerequisite rules for 16-bit fp dp load/store by @tariqkurd-repo in #45
• Make permission bit order consistent by @Timmmm in #36
• Specify value of mode bit in null/infinite caps by @Timmmm in #19
• Fix issue 42 (XLEN-bit results of CSR instructions must be sign extended to XLENMAX ) by @tariqkurd-repo in #49
• Fix issue 42 (XLEN-bit results of CSR instructions must be sign extended to XLENMAX ) by @tariqkurd-repo in #46
• clarify PCC bounds after zcmt instruction by @tariqkurd-repo in #76
• Clarify CJALR operation order by @Timmmm in #10
• Misaligned LC/SC is a fatal error by @sorear in #66
• Cbuildcap and ctestsubset do not use DDC by @francislaus in #82
• Csealentry changes by @tariqkurd-repo in #105
• Added note to cbuildcap and reserved cs1 == 0 by @francislaus in #103
• replace null-cap CSR reset values with a tag clear (fixes issue 43) by @tariqkurd-repo in #101
• Fix issue 90 (debug mode spec) by @tariqkurd-repo in #113
• Clarify that sealing check is not needed on pcc by @andresag01 in #112
• Allow CSRRS/C to read CLEN-wide values by @andresag01 in #108
• Clarify csrr[s|c]i write behavior when imm=0 by @andresag01 in #117
• capability mode enables and register access controls for Zcheri_legacy by @sorear in #81
• Capabilities are little endian by @sorear in #119
• Document that DDC/DDDC are address pointers and can be compressed by @andresag01 in #98
• Specify behaviour for reserved permission encoding by @Timmmm in #53
• Clarify difference in IE between current spec and CHERI v9 by @andresag01 in #97

Mnemonic renaming

• remove C prefix from capability mode load/store/atomics by @tariqkurd-repo in #87
• rename CSHxADD opcodes to SHxADD by @tariqkurd-repo in #95
• Rename cheri insns by @tariqkurd-repo in #109
• Rename AUIPCC, CJ* and fix some other minor documentation issues by @tariqkurd-repo in #104

Generation or formatting

• Support building HTML output by @Timmmm in #12
• Minor fixes and formatting changes by @PeterRugg in #11
• improve wording by @axel-h in #24
• Deploy to Github pages on release by @Timmmm in #21
• representable range description, and some other minor clarifications by @tariqkurd-repo in #22
• Remove sole reference to embedded exponent by @Timmmm in #38
• improve wording about about tag by @axel-h in #61
• Sync with template repository to add pre-commit checks and CI by @arichardson in #68
• Don't override VERSION and REVMARK for default actions builds by @arichardson in #73
• Section with Special Capabilities by @axel-h in #62
• Add newline between includes to fix chapter headers by @andresag01 in #75
• Add a link to the latest spec to the README by @arichardson in #78
• Merge from templates repo by @arichardson in #79
• Minor fixes by @sorear in #54
• Deploy GitHub pages on every commit to main by @arichardson in #89
• fix destination type for sc.c by @tariqkurd-repo in #102
• PCC does not grant store permission before PTE checks by @andresag01 in #111

New Contributors

• @francislaus made their first contribution in #7
• @Timmmm made their first contribution in #12
• @PeterRugg made their first contribution in #11
• @axel-h made their first contribution in #24
• @veselypeta made their first contribution in #27
• @tariqkurd-repo made their first contribution in #35
• @arichardson made their first contribution in #68
• @sorear made their first contribution in #66

Full Changelog: v0.0.1-prerelease...v0.7.1

Release 0.0.1-prerelease

v0.0.1-prerelease

Add draft specification proposal from Codasip (#2)