ECE-124	Lab-2 Submission For	m – Winte	er 2018		-
GROUP NUMBER: 7					
SESSION NUMBER: 201			gy		
NAME: (Print)	UW User ID	1	Signature		
	(not Student ID)				
Partner A: SATISH .B	sboddu		Stil	÷.	
Partner B: Jiax, Wang	j949 wang	-	Juli Way	,	
LAB2 DESIGN DEMO		Marks Allotted	A	В	
Seven Segment Display bugs (quantity 3) corrected?		1	1	1	
Operands appear on Digit1 & Digit2 when PB's are OFF?			1	1	1
Logical Results shown correctly on LEDs[30] when PB[20] ON?			1	ι	1
Arithmetic results shown on Digits and LED's when PB(3) ON?			2	2	2
LEDs[74] OFF when Arithmetic result Less than or Equal to 1111		2	2	2	
DISCUSSION: Describe how you implemented the VHDL coding.		3	3	0	
LAB2 DEMO MARK				10	7
LAB2 DESIGN REPORT (see rubric on LEARN for details)			Marks Allotted		
Structural VHDL Used in top level VHDL design			2		
Sub-block VHDL files with good Coding Style			2		
Simulation of Logic functions showing the AND,OR,XOR modes			2		
Simulation of Arithmetic functions showing the ADD mode			2		•
Total Design Logic Elements Used from Compilation Report			2		
Delay in Report Submission (-1 per day) x number of days:					
LAB2 Report MARK			Out of 10		

# LAB 2 GRP 7 SESS 201 REPORT

#### 1. Main File:

LogicalStep\_Lab2\_ top.vhd file:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity LogicalStep_Lab2_top is port (
 clkin_50
                               : in
                                       std_logic;
                                       std_logic_vector(3 downto 0); -- push buttons
 pb
                               : in
 SW
                               : in
                                       std_logic_vector(7 downto 0); -- The switch inputs
                               : out std_logic_vector(7 downto 0); -- for displaying the switch content
 leds
                               : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
 seg7_data
                                                                  -- seg7 digit1 selector
 seg7_char1
                               : out
                                       std_logic;
 seg7_char2
                                       std_logic
                                                                   -- seg7 digit2 selector
                               : out
);
end LogicalStep_Lab2_top;
architecture SimpleCircuit of LogicalStep_Lab2_top is
-- Components Used ---
 component SevenSegment port (
               : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
               : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
 sevenseg
 );
 end component;
 component segment7 mux port (
                       : in std_logic := '0';
        clk
        DIN2
                       : in std_logic_vector(6 downto 0); -- outputs to the Seven Segment LED board
        DIN1
                        : in std_logic_vector(6 downto 0);
        DOUT
                       : out std_logic_vector(6 downto 0);
        DIG2
                        : out std_logic;
                        : out std_logic
        DIG1
  );
  end component;
-- Create any signals, or temporary variables to be used
-- std logic vector is a signal which can be used for logic operations such as OR, AND, NOT, XOR
-- Pre Defined Vectors (In Lab)
                               : std_logic_vector(6 downto 0);
        signal seg7_A
        signal seg7_B
                               : std_logic_vector(6 downto 0);
        signal hex_A
                               : std_logic_vector(3 downto 0);
        signal hex_B
                               : std_logic_vector(3 downto 0);
```

```
: std logic vector(7 downto 0);
       signal add inpA
       signal add_inpB
                               : std_logic_vector(7 downto 0);
-- User Defined Vectors (Post Lab)
                               : std logic vector(7 downto 0);
       signal sum
       signal concate
                               : std logic vector(7 downto 0);
       signal arimhex A
                               : std_logic_vector(3 downto 0);
       signal arimhex_B
                               : std_logic_vector(3 downto 0);
                               :std_logic_vector(7 downto 0);
       signal arim_output
       signal AND output
                               : std logic vector(3 downto 0);
       signal OR_output
                               : std_logic_vector(3 downto 0);
       signal XOR output
                               : std logic vector(3 downto 0);
       signal conclogic_output : std_logic_vector(7 downto 0);
                               : std logic vector(7 downto 0);
       signal led output
       signal sevensegerror : std_logic_vector(7 downto 0);
-- Here the circuit begins
begin
       hex A \le sw(3 downto 0);
       hex_B \le sw(7 downto 4);
       concate <= hex A & hex B;
        add inpA <= "0000" & hex A;
        add inpB <= "0000" & hex B;
       sum <= std_logic_vector(unsigned(add_inpA)+unsigned(add_inpB));</pre>
--LOGIC PART
       with pb(0) select
       AND_output <= hex_A AND hex_B when '0',
                                        "0000"
                                                                      when '1';
       with pb(1) select
        OR output <= hex A OR hex B when '0',
                                        "0000"
                                                                      when '1';
       with pb(2) select
       XOR output <= hex A XOR hex B when '0',
                                        "0000"
                                                                      when '1';
       conclogic_output <= "0000" & AND_output when pb(0) = '0' else
                                                        "0000" & OR output when pb(1) = '0' else
                                                        "0000" & XOR output when pb(2) = '0' else
                                                        "00000000";
       with pb(3) select
               led output <= sum
                                                                      when '0',
```

```
conclogic_output when '1';
      leds (7 downto 0) <= led_output;</pre>
__ ************************
--ARITHMETIC PART
      with pb(3) select
            arim_output <= concate
                                          when '1',
                                          when '0';
                           sum
      arimhex_A <= arim_output(7 downto 4);</pre>
      arimhex_B <= arim_output(3 downto 0);</pre>
-- COMPONENT HOOKUP
-- generate the seven segment coding
      INST1: SevenSegment port map(arimhex_A, seg7_A);
      INST2: SevenSegment port map(arimhex_B, seg7_B);
      INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
end SimpleCircuit;
```

#### 2. Sub Files:

#### SevenSegment.vhd file:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-- 7-segment display driver. It displays a 4-bit number on a 7-segment
-- This is created as an entity so that it can be reused many times easily
entity SevenSegment is port (
 hex
           : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
 sevenseg: out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
end SevenSegment;
architecture Structural of SevenSegment is
-- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits
-- The segment turns on when it is '1' otherwise '0'
begin
 with hex select
                      --GFEDCBA
                                    3210 -- data in
       sevenseg
                    <= "0111111" when "0000", -- [0]
                      "0000110" when "0001", -- [1]
                      "1011011" when "0010", -- [2] +---- a -----+
                      "1001111" when "0011", -- [3]
                      "1100110" when "0100", -- [4]
                      "1101101" when "0101", -- [5] f
                                                              b
                      "1111101" when "0110", -- [6]
                      "0000111" when "0111", -- [7]
                      "111111" when "1000", -- [8]
                      "1101111" when "1001", -- [9]
                      "1110111" when "1010", -- [A]
                      "1111100" when "1011", -- [b] e
                                                               С
                      "1011000" when "1100", -- [c]
                                                              1
                      "1011110" when "1101", -- [d]
                      "1111001" when "1110", -- [E] +---- d ----+
                      "1110001" when "1111", -- [F]
                      "0000000" when others; --[]
end Structural;
```

## segment7 mux.vhd file:

**	*****************************
* *	Copyright (C) 2016 by Trevor Smouter
* *	All rights reserved.
*	Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
* * * *	<ol> <li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li> <li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li> <li>Neither the name of the author nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li> </ol>
********	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* * *	**************************************
*	**************************************


```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
- * Entity
entity segment7_mux is
 port (
                  : in std_logic := '0';
      clk
      DIN2
                 : in std_logic_vector(6 downto 0);
      DIN1
                  : in std_logic_vector(6 downto 0);
      DOUT
                       std_logic_vector(6 downto 0);
                 : out
      DIG2
                  : out std_logic;
      DIG1
                       std_logic
                  : out
   );
end entity segment7_mux;
 - * Architecture
architecture syn of segment7_mux is
      signal toggle
                             : std_logic;
      signal DOUT TEMP
                             : std logic vector(6 downto 0);
begin
 -- Register File
      clk_proc:process(CLK)
                              :unsigned(10 downto 0) := "00000000000";
      variable COUNT
      begin
            if (rising_edge(CLK)) then
                  COUNT := COUNT + 1;
            else
                  COUNT := COUNT;
            end if;
      toggle <= COUNT(10);
      end process clk proc;
      DIG1 <= NOT toggle;
      DIG2 <= toggle;
```

```
DOUT_TEMP(0) <= (DIN2(0)) WHEN (toggle = '1')
                                                      ELSE (DIN1(0));
DOUT_TEMP(1) <= (DIN2(1)) WHEN (toggle = '1')
                                                      ELSE (DIN1(1));
DOUT\_TEMP(2) \le (DIN2(2)) WHEN (toggle = '1')
                                                      ELSE (DIN1(2));
DOUT TEMP(3) <= (DIN2(3)) WHEN (toggle = '1')
                                                      ELSE (DIN1(3));
DOUT TEMP(4) <= (DIN2(4)) WHEN (toggle = '1')
                                                      ELSE (DIN1(4));
DOUT_TEMP(5) <= (DIN2(5)) WHEN (toggle = '1')
                                                      ELSE (DIN1(5));
DOUT_TEMP(6) <= (DIN2(6)) WHEN (toggle = '1')
                                                      ELSE (DIN1(6));
DOUT_TEMP(7) <= (DIN2(7)) WHEN (toggle = '1')
                                                      ELSE (DIN1(7));
DOUT(0) \le '0' WHEN (DOUT_TEMP(0) = '0')
                                              ELSE '1';
DOUT(1) \le '0' WHEN (DOUT TEMP(1) = '0')
                                              ELSE 'Z'; --open drain
DOUT(2) \le '0' WHEN (DOUT_TEMP(2) = '0')
                                              ELSE '1';
DOUT(3) <= '0' WHEN (DOUT TEMP(3) = '0')
                                              ELSE '1';
DOUT(4) \le '0' WHEN (DOUT_TEMP(4) = '0')
                                              ELSE '1';
DOUT(5) <= '0' WHEN (DOUT_TEMP(5) = '0')
                                              ELSE 'Z'; --open drain
DOUT(6) \le '0' WHEN (DOUT TEMP(6) = '0')
                                              ELSE 'Z'; --open drain
DOUT(7) <= '0' WHEN (DOUT_TEMP(7) = '0')
                                              ELSE '1';
```

end architecture syn;


# **Simulations**

## 1. AND Logic Gate Simulation




Random Readings have been used to show the functioning of the Gate.

## 2. OR Logic Gate Simulation




pb[1] is varying while the rest of the push buttons are set to 'OFF'

## 3. XOR Logic Gate Simulation




#### 4. Arithmetic Function Simulation



pb[3] is varying while the rest of the push buttons are set to 'OFF'

# **Compilation Report**



# **RTL Diagram**

