

Restoration and development of Arm's Java-based LEGv8 ISA simulator

Graduating student - Simone Deiana

Supervisor - Alberto Carini

INTRODUCTION



INTRODUCTION





INTRODUCTION






WHAT IS LEGv8?



AN ISA FOR <u>LEARNING</u> COMPUTER ARCHITECTURES



From Computer Organization and Design ARM Edition: The Hardware Software Interface - Patterson, D.A. and Hennessy, J.L.



David A. Patterson

Peg Skorpinski, CC BY-SA 3.0 https://creativecommons.org/licenses/by-sa/3.o, via Wikimedia Commons



John L. Hennessy

Eric Chan, CC BY 2.0 https://creativecommons.org/licenses/by/2.0, via Wikimedia Commons



THE DESIGN PHILOSOPHY

As <u>simple</u> as it can be...

... but with a modern design


• Heavily inspired by <u>ARMv8</u>, almost a "subset"



THE MEMORY

64-bit addresses

Harvard model





THE REGISTERS

32 64-bit "X" integer registers

• 32 64-bit "D" floating-point registers

• 32 32-bit "S" floating-point "registers"




THE INSTRUCTIONS


64-bit <u>integer</u> and <u>IEEE-754</u>
 floating-point <u>arithmetic</u>


Designed and optimized for <u>pipelined</u> execution






From Computer Organization and Design ARM Edition: The Hardware Software Interface -Patterson, D.A. and Hennessy, J.L.





From Computer Organization and Design ARM Edition: The Hardware Software Interface -Patterson, D.A. and Hennessy, J.L.




14

From Computer

Software Interface -

Patterson, D.A. and Hennessy, J.L.



From Computer Organization and Design ARM Edition: The Hardware Software Interface -Patterson, D.A. and Hennessy, J.L.

WHAT SIMULATOR, AND WHY?



WHAT SIMULATOR, AND WHY?


NO HARDWARE FOR LEGv8 => NEED A SIMULATOR



Michael H. ("Laserlicht") / Wikimedia Commons



BUT WHICH ONE?





THE PROBLEM:

NO SOFTWARE CAN YET SIMULATE THE ENTIRE LEGv8 ISA!



THE SOLUTION:

• Write one from scratch

OR (BETTER)

Improve one that <u>already exists</u>



ARM HAS OFFICIALLY MADE A LEGv8 SIMULATOR

GOOD!






WHAT STANDS OUT:

- Written in <u>Java</u> (high level, extensible)
- Distributed as a web application
- Nice, functional <u>UI</u>
- Closely follows the textbook




STRUCTURE OF THE SIMULATOR





WHAT SIMULATOR, AND WHY?

LEGv8 Simulator






FIXING AND RESTORING THE SIMULATOR



COMPARISONS DON'T WORK!

- No "if-else" conditionals
- No "switch-case" conditionals
- No "while" loops
- No "for" loops







```
1 ADDI X0, XZR, #1
2 ADDI X1, XZR, #2
3 CMP X0, X1
4 B.LE should_jump
5 ADD X2, X0, X1
6 should_jump: ADDI X2, XZR, #16
7
```

COMPARE X0 WITH X1



```
ADDI X0, XZR, #1

ADDI X1, XZR, #2

CMP X0, X1

B.LE should_jump

ADD X2, X0, X1


Should_jump: ADDI X2, XZR, #16

ADDI X2, XZR, #16
```

OF COURSE, LET'S JUMP!









THE FLAGS ARE SET WRONG!

HOW THEY SHOULD BE



HOW THEY ARE

Z 0 N 1 C 0 V 1

 $\neg(Z=0 \land N=V) = \neg(TRUE \land TRUE) = FALSE$



BRANCH AND LINKS DON'T WORK!

void subroutine(arg1, ...)

float function(arg1, ...)

CAN'T REUSE CODE



1	ADDI	X0, XZR, #1
2	BL	subroutine
3	В	exit
4		
5	subroutine:	
6	ADDI	X0, X0, #16
7	BR	LR
8	exit:	
9		

PROGRAM COUNTER: 0x0 RETURN ADDRESS: 0x0



1	ADDI	X0, XZR, #1
2	BL	subroutine
3	В	exit
4		
5	subroutine:	
6	ADDI	X0, X0, #16
7	BR	LR
8	exit:	
9		

PROGRAM COUNTER: 0x4 RETURN ADDRESS: 0x0



```
ADDI
                          X0, XZR, #1
                          subroutine
               BL
3
                          exit
               В
5
   subroutine:
6
                          X0, X0, #16
               ADDT
               BR
                          I R
8
   exit:
9
```

PROGRAM COUNTER: 0xC RETURN ADDRESS: 0xC



```
ADDI X0, XZR, #1

BL subroutine

B exit

subroutine:

ADDI X0, X0, #16

ADDI X0, X0, #16

BR LR

exit:
```

PROGRAM COUNTER: 0x10 RETURN ADDRESS: 0xC



THE BRANCH AND LINK BUG

```
1 ADDI X0, XZR, #1
2 BL subroutine
3 B exit
4
5 subroutine:
6 ADDI X0, X0, #16
7 BR LR
8 exit:
9
```

IT DOESN'T GO BACK!



IT SHOULD GO HERE!

```
ADDI
                      X0, XZR, #1
             BL
                      subroutine
                                  ADDRESS: 0x8
3
             В
                      exit
4
   subroutine:
                      X0, X0, #16
6
             ADDI
                      I R
             BR
8
   exit:
9
```


PROGRAM COUNTER: 0xC RETURN ADDRESS: 0xC



ALL FIXED, BUT... NOBODY KNOWS HOW IT WORKS!



THE PROJECT'S DEPENDENCIES





<u>GWT</u>

- Framework (formerly) from Google
- Generates web applications (clientserver, client only) from Java
- Emulates Java's JVM with JavaScript



GWT

- Old, <u>outdated</u>, <u>barely supported</u>
- Convoluted custom build tools
- Limited emulation of JVM
- Basically needs <u>Eclipse plug-in</u> for real development



<u>AceGWT</u>

- Provides <u>GWT bindings</u> for the <u>Ace editor</u>
- Can be used like normal GWT component
- Also old, outdated, and unsupported



WORKING IT OUT:

- Need <u>old version of Eclipse</u>, and <u>Eclipse GWT plug-in</u>
- Reverse engineer the dependencies and where they are needed
- Configure the project to stop failing



FILLING THE GAPS

Restoration and development of Arm's Java-based LEGv8 ISA simulator



WHAT IS THE SIMULATOR MISSING?

Incomplete integer arithmetic

No <u>IEEE-754 arithmetic</u> and data instructions

No visualization for the stack memory



THE MISSING INTEGER-BASED INSTRUCTIONS

- MUL LOWER 64 BITS OF THE MULTIPLICATION
- SMULH HIGHER 64 BITS OF THE SIGNED MULTIPLICATION
- UMULH HIGHER 64 BITS OF THE UNSIGNED MULTIPLICATION
- SDIV SIGNED DIVISION
- UDIV UNSIGNED DIVISION
- LDA LOAD ADDRESS OF A LABEL IN A REGISTER



UMULH: A CASE STUDY

- Takes two 64-bit <u>unsigned</u> integer values
- Extends them to 128 bits unsigned
- Performs 128-bit product
- Saves higher 64 bits to destination



PROBLEM 1

- Java does <u>not have</u> primitive <u>128-bit</u> <u>integer types</u>
- Product of 64-bit integers truncated
- The <u>BigInteger</u> library exists
- GWT 2.7 doesn't emulate it (2.8 does)



PROBLEM 2

- Primitive integers are <u>signed</u>
- BigInteger also <u>signed</u>
- <u>Bitmask</u> converts <u>64-bit unsigned integers to 65-bit signed</u>, perform signed multiplication, take the higher bits



CAN'T SEE THE STACK

- Fundamental for <u>testing</u> and <u>debugging</u>
 complex programs (now we can write them)
- Useful to <u>understanding LEGv8</u> and <u>stack</u> <u>management</u>
- Visible in most simulators



THE INTEGER REGISTERS VIEW

X0	0x0
X1	0x0
X2	0x0
X3	0x0
X4	0x0
X5	0x0
X6	0x0
X7	0x0
X8	0x0
X9	0x0
X10	0x0
X11	0x0
X12	0x0
X13	0x0
X14	0x0
X15	0x0

Hex	Dec	X16	0x0
Hex	Dec	X17	0x0
Hex	Dec	X18	0x0
Hex	Dec	X19	0x0
Hex	Dec	X20	0x0
Hex	Dec	X21	0x0
Hex	Dec	X22	0x0
Hex	Dec	X23	0x0
Hex	Dec	X24	0x0
Contract of	Transport Control	X25	0x0
Hex	Dec	X26	0x0
Hex	Dec		1,7,6,7,7,0
Hex	Dec	X27	0x0
Hex	Dec	SP	0x7fffffffc
Hex	Dec	FP	0x0
Hex	Dec	LR	0x0
Control of the Contro	THE RESERVE OF	XZR	0x0
Hex	Dec	وعستم	

Hex	Dec
Hex	Dec



THE NEW STACK VIEW

0x8000000000:	0x0	Hex	0x7fffffff80:	0x0	Hex
0x7ffffffff8:	0x0	Hex	0x7ffffffff8:	0x0	Hex
0x7ffffffff6:	0x0	Hex	0x7ffffffff70:	0x0	Hex
0x7fffffffe8:	0x0	Hex	0x7fffffff68:	0x0	Hex
0x7fffffffe0:	0x0	Hex	0x7fffffff60:	0x0	Hex
0x7fffffffd8:	0x0	Hex	0x7ffffffff58:	0x0	Hex
0x7fffffffd0:	0x0	Hex	0x7ffffffff50:	0x0	Hex
0x7fffffffc8:	0x0	Hex	0x7ffffffff48:	0x0	Hex
0x7fffffffc0:	0x0	Hex	0x7ffffffff40:	0x0	Hex
0x7fffffffb8:	0x0	Hex	0x7ffffffff38:	0x0	Hex
0x7fffffffb0:	0x0	Hex	0x7ffffffff30:	0x0	Hex
0x7fffffffa8:	0x0	Hex	0x7ffffffff28:	0x0	Hex
0x7fffffffa0:	0x0	Hex	0x7ffffffff20:	0x0	Hex
0x7fffffff98:	0x0	Hex	0x7ffffffff18:	0x0	Hex
0x7fffffff90:	0x0	Hex	0x7ffffffff10:	0x0	Hex
0x7fffffff88:	0x0	Hex	0x7fffffff08:	0x0	Hex



ADDING FLOATING-POINT SUPPORT

- FADDS, FADDD ADD TWO IEEE-754 VALUES
- FSUBS, FSUBD SUBTRACT TWO IEEE-754 VALUES
- FMULS, FMULD MULTPLY TWO IEEE-754 VALUES
- FDIVS, FDIVD DIVIDE TWO IEEE-754 VALUES
- LDURS, LDURD LOAD IEEE-754 VALUE FROM MEMORY
- STURS, STURD STORE IEEE-754 VALUE TO MEMORY
- FCMPS, FCMPD COMPARE TWO IEEE-754 VALUES



ARITHMETICAL INSTRUCTIONS (FADDD, FDIVS, ...)

- Native Java support for IEEE-754 with <u>float</u> and <u>double</u> types
- Native Java support for <u>IEEE-754</u>
 <u>arithmetical</u> operations
- Straight forward implementation



MEMORY ACCESS INSTRUCTIONS (LDURS, STURD, ...)

- Simulator uses <u>long values to store</u>
 <u>bits</u> in memory
- Use exising longs and ints as raw bits
- Use Java Double.longBitsToDouble and Double.doubleToLongBits to convert before memory




COMPARISON INSTRUCTIONS (FCMPS, FCMPD)

- LEGv8 does <u>not specify flag-setting</u> conditions for IEEE-754 comparisons
- Use <u>ARMv8</u>'s ones

IEEE 754 Polationship	ARM APSR Flags			
IEEE-754 Relationship		Z	С	V
Equal	0	1	1	0
Less Than	1	0	0	0
Greater Than	0	0	1	0
Unordered (At least one argument was Na.N.)	0	0	1	1




SHOWING THE REGISTERS





FILLING THE GAPS

THE FINAL VIEW





THE CHERRY ON TOP: MODERNIZING THE BUILD SYSTEM



INTEGRATING MAVEN

- Latest GWT and AceGWT support Maven
- Integrated Maven into the simulator
- Can now use <u>other IDEs</u>, <u>Java 21</u>, <u>GWT</u>
 2.11
- To develop, download the code and run mvn package. That's it.



CONCLUSIONS

- Arm's LEGv8 simulator finally working
- Only one to implement <u>every LEGv8</u> <u>instruction</u>
- Can now be developed with <u>modern</u> tools, set-up and build in seconds



THANK YOU FOR YOUR ATTENTION

THESIS AVAILABLE HERE

SIMULATOR AVAILABLE HERE

