Block or report user

Popular repositories

  1. uvm_apb

    uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol

    SystemVerilog 8 1

  2. uvm_starter

    uvm_starter is a simple template for starting uvm projects

    SystemVerilog 6 1

  3. uvm_axi

    uvm_axi is a uvm package for modeling and verifying AXI protocol

    SystemVerilog 6 1

  4. aes128

    The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key

    SystemVerilog 5 1

  5. uvm_axi4lite

    uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol

    SystemVerilog 4

  6. axi4lite_gpio

    General purpose IO port with AXI4-Lite interface

    SystemVerilog 4 1

36 contributions in the last year

Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mon Wed Fri

Contribution activity First repository Joined GitHub

January - February 2018

smartfoxdata has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.