Integrate riscv-arch-test #12
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
jserv
reviewed
Jan 20, 2022
xiaohan484
force-pushed
the
compliance-test
branch
from
8c8378c to
084c602
Compare
jserv
reviewed
Jan 21, 2022
xiaohan484
force-pushed
the
compliance-test
branch
from
084c602 to
db74cb2
Compare
xiaohan484
force-pushed
the
compliance-test
branch
2 times, most recently
from
7b71a15 to
1e20e49
Compare
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
requested changes
Jan 21, 2022
xiaohan484
force-pushed
the
compliance-test
branch
from
1e20e49 to
6db095e
Compare
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
xiaohan484
force-pushed
the
compliance-test
branch
from
8612a57 to
2105774
Compare
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
jserv
reviewed
Jan 21, 2022
Improve the descriptions about test results for current ISA coverage. |
xiaohan484
force-pushed
the
compliance-test
branch
2 times, most recently
from
75bfc1e to
c90bbdb
Compare
jserv
reviewed
Jan 23, 2022
This work integrate riscv-arch-test with I,M,C,Zifencei,privilege to
rv32emu-next.Use `make compliance` to do compliance test with specific
extension test or test case.
Current progress of this emulator in riscv-arch-test(RV32):
* Passed Tests
- `I`: Base Integer Instruction Set
- `M`: Standard Extension for Integer Multiplication and Division
- `Zifencei`: Instruction-Fetch Fence
* Failed Tests
- `C`: Standard Extension for Compressed Instruction
+ `cebreak`
- `privilege`: RISCV Privileged Specification
+ 2 system call
* `ebreak`
* `ecall`
+ 5 misaligned CB-type instructions
* `misalign-beq`
* `misalign-bge`
* `misalign-bgeu`
* `misalign-blt`
* `misalign-bltu`
+ 1 misaligned CL-type instructions
* `misalign-lw`
+ 1 misaligned CS-type instructions
* `misalign-sw`
* Unsupported tests
- `F` Standard Extension for Single-Precision Floating-Point
Co-authored-by: YuJen-Lin <qscesz871107@gmail.com>
Revise the grammar of the riscv-arch-test description and replace the "compliance" to "arch-test".
xiaohan484
force-pushed
the
compliance-test
branch
from
c90bbdb to
52471fd
Compare
jserv
reviewed
Jan 24, 2022
jserv
reviewed
Jan 24, 2022
|
Thank @xiaohan484 and @sammer1107 for contributing! |
vestata
pushed a commit
to vestata/rv32emu
that referenced
this pull request
Jan 24, 2025
This patch integrated riscv-arch-test with RV32{I,M,C,Zifencei,privilege}.
Run "make arch-test" to launch the comprehensive test suite with specific
extensions.
Current results:
* Passed Tests
- I: Base Integer Instruction Set
- M: Standard Extension for Integer Multiplication and Division
- Zifencei: Instruction-Fetch Fence
* Failed Tests
- C: Standard Extension for Compressed Instruction
+ cebreak
- privilege: RISCV Privileged Specification
+ 2 system calls
* ebreak
* ecall
+ 5 misaligned CB-type instructions
* misalign-beq
* misalign-bge
* misalign-bgeu
* misalign-blt
* misalign-bltu
+ 1 misaligned CL-type instructions
* misalign-lw
+ 1 misaligned CS-type instructions
* misalign-sw
* Unsupported tests
- F Standard Extension for Single-Precision Floating-Point
Co-authored-by: YuJen-Lin <qscesz871107@gmail.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This work integrate riscv-arch-test with I,M,C,Zifencei,privilege to
rv32emu-next.Use
make complianceto do compliance test with specificextension test or test case.
Note: rv32emu-next has passed all test in I,M,Zifencei,
only c.ebreak fail in C and 9 tests fail in privilege.
Co-authored-by: YuJen-Lin qscesz871107@gmail.com