Skip to content

Latch inferred by yosys #8

@smunaut

Description

@smunaut

Some of the 'always' block don't always set every 'reg' and this gets inferred as latch. For instance, for state machine, adding a default assignment of the 'next' state to the 'current' state at the beginning or things like that.

See the attached diff (as .txt because of stupid github ...)

They're all fairly straightforward except out_ep_acked for this one it's a bit of a guess and should be checked by someone who knows the code :p

tinyfpga.txt

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions