👻 Simple Undertale-like game on Basys3 FPGA written in Verilog
-
Updated
Jul 3, 2020 - Verilog
👻 Simple Undertale-like game on Basys3 FPGA written in Verilog
Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy. Implemented on a Basys3 Artix-7 FPGA with proper delays and hit signals.
A Sound and Sight Entertainment System (SSES) implemented on Basys3 FPGA Board
Digital Clock for the Basys 3 FPGA
A tetris-game on screen using verilog.
Basys 3 driver for a Raspberry Pi NoIR 2.1 camera - COMPE470L class project
UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina
Basys 3 UART Tx for COMPE470L class
3rd year college course on FPGA prototyping using Verilog HDL
🎮 🐶 "UnderPugs" an Undertale-like game on FPGA Basys3 implemented with verilog
Add a description, image, and links to the basys3-fpga topic page so that developers can more easily learn about it.
To associate your repository with the basys3-fpga topic, visit your repo's landing page and select "manage topics."