This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
-
Updated
May 14, 2021 - Verilog
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
Add a description, image, and links to the dependence-graph topic page so that developers can more easily learn about it.
To associate your repository with the dependence-graph topic, visit your repo's landing page and select "manage topics."