SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
-
Updated
Dec 15, 2019 - Verilog
SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
Add a description, image, and links to the digilent topic page so that developers can more easily learn about it.
To associate your repository with the digilent topic, visit your repo's landing page and select "manage topics."