Half Precision Floating Point Adder in Verilog
-
Updated
Feb 9, 2020 - Verilog
Half Precision Floating Point Adder in Verilog
verilog files
floating point adder
Hardware designs modelled with verilog
explore different implementations of adders and study their characteristics.
Add a description, image, and links to the floating-point-adder topic page so that developers can more easily learn about it.
To associate your repository with the floating-point-adder topic, visit your repo's landing page and select "manage topics."