Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
Designing means to communicate as an SPI master, being a part of AXI interface
Add a description, image, and links to the functional-verification topic page so that developers can more easily learn about it.
To associate your repository with the functional-verification topic, visit your repo's landing page and select "manage topics."