A chisel3 wrapper for pulp-platform/fpnew
-
Updated
Apr 10, 2020 - SystemVerilog
A chisel3 wrapper for pulp-platform/fpnew
An open source, parameterized SystemVerilog digital hardware IP library
Add a description, image, and links to the hardware-libraries topic page so that developers can more easily learn about it.
To associate your repository with the hardware-libraries topic, visit your repo's landing page and select "manage topics."