A resource-friendly VHDL model for large memory simulations
-
Updated
Sep 26, 2021 - VHDL
A resource-friendly VHDL model for large memory simulations
16 Bit, multicore, unicycle processor for general purpose simulated in VHDL. Created as a tool for teaching computer architecture at Federal University of Piauí.
Add a description, image, and links to the hardware-simulation topic page so that developers can more easily learn about it.
To associate your repository with the hardware-simulation topic, visit your repo's landing page and select "manage topics."