This project is part of the B.Tech degree in Electronics and Telecommunication Engineering at KIIT University.
-
Updated
Apr 6, 2024 - Verilog
This project is part of the B.Tech degree in Electronics and Telecommunication Engineering at KIIT University.
Kiwi was developed at the University of Cambridge Computer Laboratory and Microsoft Research Limited, headed by **David Greaves (UoCCL)** and **Satnam Singh (MRL)**
Quick Verilog Module Isolator - Isolates a design for testing.
Add a description, image, and links to the high-level-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the high-level-synthesis topic, visit your repo's landing page and select "manage topics."