Determines the modules declared and instantiated in a SystemVerilog file
-
Updated
Aug 29, 2022 - Rust
Determines the modules declared and instantiated in a SystemVerilog file
The axiom profiler for exploring and visualizing SMT solver quantifier instantiations (made via E-matching).
Add a description, image, and links to the instantiation topic page so that developers can more easily learn about it.
To associate your repository with the instantiation topic, visit your repo's landing page and select "manage topics."