A vhdl device to generate random numbers LFSR
-
Updated
Nov 13, 2017 - VHDL
A vhdl device to generate random numbers LFSR
This project aims to test how fast you can respond after seeing a visual stimulus or rather hand-eye coordination.
🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
Add a description, image, and links to the lfsr topic page so that developers can more easily learn about it.
To associate your repository with the lfsr topic, visit your repo's landing page and select "manage topics."