Logical circuits course final project.
-
Updated
Jan 31, 2023 - Verilog
Logical circuits course final project.
My Logical Circuits course Final Project - Fall98(2019) - VERILOG
This is my final project in the Logical Circuits course. In this project we designed a Smart Home Management System.
A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.
Add a description, image, and links to the logical-circuits topic page so that developers can more easily learn about it.
To associate your repository with the logical-circuits topic, visit your repo's landing page and select "manage topics."