High speed C/C++ based behavioural Verilog memory model
-
Updated
Jan 14, 2024 - C
High speed C/C++ based behavioural Verilog memory model
Performs a static analysis of a file containing C source code, identifying the location in memory of the variables defined within the code
Add a description, image, and links to the memory-model topic page so that developers can more easily learn about it.
To associate your repository with the memory-model topic, visit your repo's landing page and select "manage topics."