SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.
-
Updated
Jun 28, 2020 - Verilog
SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.
Add a description, image, and links to the mojo-fpga-board topic page so that developers can more easily learn about it.
To associate your repository with the mojo-fpga-board topic, visit your repo's landing page and select "manage topics."