CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.
-
Updated
Mar 19, 2022 - Verilog
CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.
FPGA implementation of Arcade Dominos (Atari, 1977) for Analogue Pocket.
An FPGA implementation of Q*Bert for Analogue Pocket
FPGA Pong implementation, specifically for the Analogue Pocket
Material del curso de DISEÑO DE SISTEMAS DIGITALES EN VERILOG USANDO FPGAS LIBRES. Centro: CTIF Madrid-capital, 2018
FPGA implementation of Sega Genesis for Analogue Pocket.
Add a description, image, and links to the openfpga topic page so that developers can more easily learn about it.
To associate your repository with the openfpga topic, visit your repo's landing page and select "manage topics."