An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming
-
Updated
Mar 25, 2024 - Verilog
An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming
way to use xapp1052 with new version of PCIe IP core(AXI bus)
Implementation of the PCIe physical layer
Add a description, image, and links to the pcie topic page so that developers can more easily learn about it.
To associate your repository with the pcie topic, visit your repo's landing page and select "manage topics."