Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL
-
Updated
Jul 21, 2023 - HTML
Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL
Add a description, image, and links to the pipelined-risc topic page so that developers can more easily learn about it.
To associate your repository with the pipelined-risc topic, visit your repo's landing page and select "manage topics."