PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
-
Updated
Feb 22, 2023 - SystemVerilog
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
pulp_soc is the core building component of PULP based SoCs
Add a description, image, and links to the pulp topic page so that developers can more easily learn about it.
To associate your repository with the pulp topic, visit your repo's landing page and select "manage topics."