Complete simulation environment for SiFive freedom RISCV CPU platforms
-
Updated
Jan 2, 2021 - SystemVerilog
Complete simulation environment for SiFive freedom RISCV CPU platforms
Add a description, image, and links to the rocketchip topic page so that developers can more easily learn about it.
To associate your repository with the rocketchip topic, visit your repo's landing page and select "manage topics."