A sequence-read simulator program for NGS
-
Updated
Apr 29, 2024 - C
A sequence-read simulator program for NGS
GateSeeder is the first near-memory CPU-FPGA co-design for alleviating both the compute-bound and memory-bound bottlenecks in short and long-read mapping. GateSeeder outperforms Minimap2 by up to 40.3×, 4.8×, and 2.3× when mapping real ONT, HiFi, and Illumina reads, respectively.
Add a description, image, and links to the short-reads topic page so that developers can more easily learn about it.
To associate your repository with the short-reads topic, visit your repo's landing page and select "manage topics."