Network sorter implementation for FPGA. Sorts 5 numbers of 4 bit length sort in 1 tacts of CPU.
-
Updated
Apr 27, 2020 - VHDL
Network sorter implementation for FPGA. Sorts 5 numbers of 4 bit length sort in 1 tacts of CPU.
Add a description, image, and links to the sortnet topic page so that developers can more easily learn about it.
To associate your repository with the sortnet topic, visit your repo's landing page and select "manage topics."