VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.
-
Updated
Jun 10, 2021 - VHDL
VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.
Universal Asynchronous Receiver-Transmitter. Semester project of Digital Logic and System Design course of fall 2017, IIT Delhi.
A localized wireless communication system capable of transmitting and receiving data packets to and from peer systems. This project was developed in SystemVerilog and deployed to an FPGA board.
This is a digital hardware design of UART communication protocol using VHDL as the HDL.
Discover the Xilinx Spartan-6 FPGA implementation featuring a UART protocol and Bubble Sort algorithm
Add a description, image, and links to the uart-interface topic page so that developers can more easily learn about it.
To associate your repository with the uart-interface topic, visit your repo's landing page and select "manage topics."