uart-protocol
Here are 7 public repositories matching this topic...
Progetti sistemi digitali integrati. AA 2020/2021
-
Updated
Mar 9, 2021 - VHDL
VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.
-
Updated
Jun 10, 2021 - VHDL
Repository for my Architetture dei Sistemi Digitali final projects
-
Updated
Nov 25, 2022 - VHDL
This is a digital hardware design of UART communication protocol using VHDL as the HDL.
-
Updated
Mar 16, 2023 - VHDL
UART Protocol made for Altera DE2-115 FPGA in VHDL
-
Updated
May 16, 2023 - VHDL
Discover the Xilinx Spartan-6 FPGA implementation featuring a UART protocol and Bubble Sort algorithm
-
Updated
Jan 14, 2024 - VHDL
Improve this page
Add a description, image, and links to the uart-protocol topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the uart-protocol topic, visit your repo's landing page and select "manage topics."