Skip to content
#

victim-cache

Here are 3 public repositories matching this topic...

Language: All
Filter by language

Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-mapped L1 Data Cache, and a 4-way set-associative L2 Victim Cache with a fully-associative 8-entry Victim Buffer. Also has a tournament branch predictor (global and local predictors) and a set-associative BTB.

  • Updated Dec 23, 2022
  • Verilog

Improve this page

Add a description, image, and links to the victim-cache topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the victim-cache topic, visit your repo's landing page and select "manage topics."

Learn more