-
Updated
Mar 23, 2023 - C
#
vitis-hls
Here are 4 public repositories matching this topic...
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
embedded
fpga
hls
xilinx
vivado
xilinx-fpga
basys3
xilinx-vivado
microblaze
axi
artix
axi-stream
vivado-ip-integrator
artix-7
xilinx-hls
vitis
axi-lite
xilinx-vitis
vivado-vitis
vitis-hls
-
Updated
Dec 3, 2023 - C
FPGA Acceleration for the LoFreq variant caller
bioinformatics
fpga
hls
probability-distribution
xilinx
variant-calling
bioinformatics-tool
lofreq
vitis-hls
poisson-binomial-distribution
counting-models
-
Updated
Mar 10, 2024 - C
Improve this page
Add a description, image, and links to the vitis-hls topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vitis-hls topic, visit your repo's landing page and select "manage topics."