New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Auto-comment and indentation improvements #2
Conversation
I'd prefer to track changes on veripool.org to keep things contained. Anyhow first four are merged to trunk. The last one I'm not sure of. I'm curious what is the case that is breaking with this, and also why only include is being fixed and none of the other preproc directives that have arguments? Thanks for the work here, it's needed some love. I'd caution that we don't have any regression tests on the autocomment code; it would be great to have an improvement to 0test.el that updated the endcomments on every test, so we could regress this autocomment code. |
Thanks for accepting the first four. I originally tested the fifth using a Let me think a little more and get back to you on these... On Mon, Oct 27, 2014 at 1:55 PM, W Snyder notifications@github.com wrote:
|
13fd50d
to
4badec7
Compare
Hi Wilson, acr4@906ae28 Still no unit tests, but all of the IEEE 1800-2012 directives are accounted On Mon, Oct 27, 2014 at 2:26 PM, Alex C. Reed, IV acreed4@gmail.com wrote:
|
Committed, just made small change as `begin_keywords needs to support quotes. Thanks. |
Please consider the commits in this pull-request to enhance behavior of auto-comment and indentation of various Verilog and SV constructs.