Skip to content

weisrc/nesv

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

53 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

NESystem Verilog

Pseudo-school project for fun.

This is still work in progress

Notes

Efficiency is not the main concern of this project, but rather making the code as beginner friendly as possible by having all the individual legal instructions and addressing modes defined as functions.

CPU is not cycle accurate: implements instructions in the minimal amount of cycles required.

This project will be targeting the Basys3 FPGA (vivado), regular computers (verilator) and the web (emscripten).

This project will interface with MicroSD cards as the storage medium and the keyboard as the controller.

License

MIT. Wei