








A



B




C



GROUND TEST POINTS

POWER TEST POINTS

Sheet Title **NB3000 POWER SUPPLIES**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:20 PM** Sheet **2** of **80**File: **PSU.SchDoc**Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title ***PSU API1084KL ADJ***

Project Title ***NB3000XN - Xilinx***

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:20 PM** Sheet **3** of **80**

File: **PSU 1084 ADJ.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



## 1.8V Output



$$V_{out} = V_{REF} \left\{ 1 + \frac{R_2}{R_1} \right\} + I_{ADJ} R_2$$

$V_{REF} = 1.25v$

$I_{ADJ} = 55\mu A (0.000055)$

△ Calculation for 1.8V;  
 $= 1.25V \times (1+R2/R1) + 0.000055 \times R2$   
 $= 1.25V \times (1+56/120) + 0.000055 \times 56$   
 $= 1.25V \times 1.47 + 0.00308$   
 $= 1.83641V$

Sheet Title **PSU API084KL 1V8**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:20 PM** Sheet **4** of **80**

File: **PSU 1084SET 1V8.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



## 2.5V Output



$$V_{out} = V_{REF} \left\{ 1 + \frac{R_2}{R_1} \right\} + I_{ADJ} R_2$$

$V_{REF} = 1.25v$

$I_{ADJ} = 55\mu A (0.000055)$

△ Calculation for 2.5V;  
 $= 1.25V \times (1+R2/R1) + 0.000055 \times R2$   
 $= 1.25V \times (1+120/120) + 0.000055 \times 120$   
 $= 1.25V \times 2 + 0.0066$   
 $= 2.50066V$

Sheet Title **PSU API084KL SET TO 2V5**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:20 PM** Sheet **5** of **80**

File: **PSU 1084SET 2V5.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



### 3.3V Output



$$V_{out} = V_{REF} \left\{ 1 + \frac{R_2}{R_1} \right\} + I_{ADJ} R_2$$

$V_{REF} = 1.25v$

$I_{ADJ} = 55\mu A (0.000055)$

Calculation for 3.3V;  
 $= 1.25V \times (1+R2/R1) + 0.000055 \times R2$   
 $= 1.25V \times (1+200/120) + 0.000055 \times 200$   
 $= 1.25V \times 2.67 + 0.011$   
 $= 3.34433V$

Sheet Title **PSU API084KL SET TO 3V3**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:20 PM** Sheet **6** of **80**

File: **PSU 1084SET 3V3.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***PSU NCP630A ADJ***

Project Title ***NB3000XN - Xilinx***

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:20 PM** Sheet **7** of **80**

File: **PSU NCP630 ADJ.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



## 1.2V Output



$$V_{out} = V_{REF} \left\{ 1 + \frac{R_1}{R_2} \right\} + I_{ADJ} R_2$$

$$V_{REF} = 1.216V$$

$$I_{ADJ} = 40nA (0.00000040)$$

<sup>▲</sup> Calculation for 1.2V;  
 $= 1.216V \times (1+R1/R2) + 0.000000040 \times R2$   
 $= 1.216V \times (1+0/10000) + 0.000000040 \times 10000$   
 $= 1.216V \times 1 + 0.0004$   
 $= 1.2164V$

Sheet Title **PSU NCP630A SET TO 1V2**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:20 PM** Sheet **8** of **80**

File: **PSU NCP630SET 1V2.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title **PSU TC1017R 3V3**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:20 PM** Sheet **9** of **80**

File: **PSU TC1017R 3V3.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title **Power Jack & Switch**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:21 PM** Sheet **10** of **80**

File: **PWJACK+SWITCH.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia








Sheet Title	<b>HOST FPGA Pwr and Programming</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:21 PM
File:	HOST FPGA NonIO.SchDoc	
Revision:	05	
3 Minna Close Belrose NSW 2085 Australia		





A

A

B





B

C

C


D

D



Sheet Title	<b><i>USER FPGA Pwr and Programming</i></b>			Altium Limited
Project Title	<b><i>NB3000XN - Xilinx</i></b>			3 Minna Close Belrose NSW 2085 Australia
Size:	A4	Assy: TBA	Revision: 05	
Date:	28/01/2010	Time: 5:40:22 PM	Sheet 14 of 80	
File:	FPGA_NonIO.SchDoc			





Sheet Title **FPGA Bypass 1V2**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:22 PM** Sheet **15** of **80**

File: **FPGA\_Bypass\_1V2.SCHDOC**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D



The FPGA bypass capacitors are physically grouped as 10nF and 100nF pairs on all major accessible power pins on the FPGA.

Sheet Title **FPGA Bypass 3V3**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:22 PM** Sheet **16** of **80**

File: **FPGA\_Bypass\_3V3.SCHDOC**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C


D

D

Sheet Title **Local MCU Debug Connector**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:22 PM** Sheet **17** of **80**File: **HOST\_JTAG.SchDoc**

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title **SPI Real Time Clock**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:22 PM** Sheet **18** of **80**File: **CLK\_PCF2123\_RTC.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D



Sheet Title **Lithium Battery Holder - CR2032**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:22 PM** Sheet **19** of **80**

File: **CON\_BATT\_COIN.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***Protected I-Wire EPROM***

Project Title ***NB3000XN - Xilinx***

Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:22 PM** Sheet **20** of **80**

File: **1WB\_DS2502\_ID.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C


D

D

Sheet Title **Programmable SPI Clock**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:22 PM** Sheet **21** of **80**File: **CLK ICS307-02 PLL.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title	<b>Host - Dual Serial Flash Memory</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:23 PM
File:	FLASH_M25PX0_SPI_8Mbit.SchDoc	
Revision:	05	Sheet 22 of 80



A

A

B


B

C


C

D

D




Sheet Title	<b>USER - Dual Serial Flash Memory</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:23 PM
File:	FLASHSPI_M25PX0.SchDoc	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	

Title: **ATE Interface Connector**Size: **A4** Number: **05** Revision: **05**Date: **28/01/2010** Time: **5:40:23 PM** Sheet **24** of **80**File: **C:\Program Files\Altium Designer Summer 09 - Beta\Examples\Reference Designs\NanoBoard-NB3000XN\Dependencies\Device She**

Altium Limited.  
3 Minna Close  
Belrose  
NSW 2085  
AUSTRALIA



A



Common-Bus Memory Block

256K x 32-bit SRAM (1 MByte)  
16M x 32-Bit SDRAM (64 MByte)  
8M x 16-Bit Flash (16 MByte)

C

A

B

C

D

Sheet Title **Common-Bus Memory Block**

Project Title **NB3000XN - Xilinx**



Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:23 PM** Sheet **25** of **80**




File: **CommonMemory.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia







A





C



D

Sheet Title	<b>16M x 32 SDRAM TSOP54 x 2</b>		
Project Title	<b>NB3000XN - Xilinx</b>		
Size:	A4	Assy: TBA	Revision: 05
Date:	28/01/2010	Time: 5:40:23 PM	Sheet 27 of 80
File:	SDRAM_16Mx32.SchDoc		



Sheet Title <b>128M-bit Flash Memory (BGA)</b>		
Project Title <b>NB3000XN - Xilinx</b>		
Size: <b>A4</b>	Assy: <b>TBA</b>	Revision: <b>05</b>
Date: <b>28/01/2010</b>	Time: <b>5:40:23 PM</b>	Sheet <b>28</b> of <b>80</b>
File: <b>FLASH_S29GL128P11FFI010_128Mbit.SchDoc</b>		

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C


D

D

Sheet Title **256K x 16-Bit SRAM**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:23 PM** Sheet **29** of **80**File: **SRAM\_256Kx16\_TSOP44.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



**U59  
ISP1760**

**ISP176X**

BUS_A[17..1]	BUS_A[17..1]
BUS_D[31..0]	BUS_D[31..0]
BUS_NRD	BUS_NRD
BUS_NWE	BUS_NWE
BUS_ISP176X_NCS	BUS_ISP176X_NCS
BUS_ISP176X_DREQ	BUS_ISP176X_DREQ
BUS_ISP176X_DACK	BUS_ISP176X_DACK
BUS_ISP176X_NIRQ	BUS_ISP176X_NIRQ
ISP176X_NRESET	ISP176X_NRESET

BUS\_NRD → BUS\_A[17..1]  
 BUS\_NWE → BUS\_D[31..0]  
 BUS\_ISP176X\_NCS → BUS\_NRD  
 BUS\_ISP176X\_DREQ → BUS\_NWE  
 BUS\_ISP176X\_DACK → BUS\_ISP176X\_NCS  
 BUS\_ISP176X\_NIRQ → BUS\_ISP176X\_DREQ  
 ISP176X\_NRESET → BUS\_ISP176X\_DACK

A

A

B


B

C

C

D

D




Control signals:

- BUS\_NRD → Pin 107
- BUS\_NWE → Pin 108
- BUS\_ISP176X\_NCS → Pin 106
- WR\_N → Pin 107
- CS\_N → Pin 106
- ISP176X\_NRESET → Pin 122
- RESET\_N → Pin 122
- BUS\_ISP176X\_DREQ → Pin 114
- BUS\_ISP176X\_DACK → Pin 116
- BUS\_ISP176X\_NIRQ → Pin 112
- IRQ → Pin 112
- VCC(5V) → Pin 6, 7, 2
- REF5V → Pin 2
- R4 10K 1% 3V3 → Pin 110
- BAT\_ON\_N → Pin 16
- R1 12K 1% → Pin 23
- R2 12K 1% → Pin 30
- R3 12K 1% → Pin 30
- GND(OSC) → Pin 8
- GND → Pin 15, 22, 29
- GND → Pin 4, 19, 26, 33, 123
- GND → Pin 17, 24, 31
- GND → Pin 53, 88, 121
- GND → Pin 14, 36, 44, 55, 63, 71, 79, 90, 99, 109

Port pins:

- A1 → Pin 82
- A2 → Pin 84
- A3 → Pin 86
- A4 → Pin 87
- A5 → Pin 89
- A6 → Pin 91
- A7 → Pin 92
- A8 → Pin 93
- A9 → Pin 95
- A10 → Pin 96
- A11 → Pin 97
- A12 → Pin 98
- A13 → Pin 100
- A14 → Pin 101
- A15 → Pin 102
- A16 → Pin 103
- A17 → Pin 105
- PORT1\_DMINUS → Pin 18
- PORT1\_DPLUS → Pin 20
- PORT2\_DMINUS → Pin 25
- PORT2\_DPLUS → Pin 27
- PORT3\_DMINUS → Pin 32
- PORT3\_DPLUS → Pin 34
- PSW1\_N → Pin 21
- PSW2\_N → Pin 25
- PSW3\_N → Pin 35
- VCCI(O) → Pin 10, 40, 48, 59, 67, 75, 83, 94, 115
- VCCI(I) → Pin 3V3, 3V3, 3V3, 3V3, 3V3, 3V3, 3V3, 3V3



3V3 → C343 10uF 20V

TEST5:

- REG1V8 → Pin 5, 85, 118, 9
- REG1V8 → Pin 124
- C205 220nF 16V → Pin 125
- C3 0.1uF 16V → Pin 125
- C7 10uF 20V → Pin 125

TEST6:

- REG1V8 → Pin 50, 85, 118, 9
- REG1V8 → Pin 124
- C3 0.1uF 16V → Pin 111
- C7 10uF 20V → Pin 111
- C8 10uF 20V → Pin 111
- C4 0.1uF 16V → Pin 111
- C9 10uF 20V → Pin 111
- C5 0.1uF 16V → Pin 111
- C6 0.1uF 16V → Pin 111
- C204 0.1uF 16V → Pin 111

Sheet Title	<b>USB-host Controller IC</b>	Altium Limited 3 Minna Close Belrose NSW 2085 Australia
Project Title	NB3000XN - Xilinx	
Size:	A3 Assy: TBA Revision: 05	
Date:	28/01/2010 Time: 5:40:24 PM Sheet 30 of 80	


**Altium**

A

B

C

D

Sheet Title **USBA RA Upright Connector**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:24 PM** Sheet **31** of **80**File: **CON USBA RA UPRIGHT.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D





D



Sheet Title	<b>Visual Indicators</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:24 PM
File:	LED_RGB_SMDx8.SCHDOC	
Revision:	05	Sheet 32 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title	<b>Visual Indicators</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:24 PM
File:	LED RGB SMDx2.SCHDOC	
Revision:	05	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	
Sheet 33 of 80		

A

A

B


B

C

C

D


D

Sheet Title **User FPGA Status LEDs**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:24 PM** Sheet **34** of **80**File: **DB LEDS 0603.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A



B



C

D

Sheet Title	<b>PDA-Style 5 x SPNO Switch</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:24 PM
File:	SW PB SPNOx5 SMD.SCHDOC	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	
Sheet 35 of 80		

A

A

B



B

C

C

D


D



Sheet Title	<b>LED and Button Ext. Connector</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size: A4	Assy: TBA	Revision: 05
Date: 28/01/2010	Time: 5:40:24 PM	Sheet 36 of 80
File: CON_NB3000_LEDKB.SCHDOC		

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia

**Altium**



**ADC maximum sample rate:**

8 bit @ 200Ksps

Maximum sample rate (nyquist) : 100kHz

0.012890625v = 1 bit (3V3 ref) resolution

**Low Pass Input filter Calculations:**


R = 27 Ohms

C = 33nF (0.033uF)

$$f_c = \frac{1}{2\pi RC} \text{ Hz} = \frac{1}{6.38 \times 27 \times 33}^{-9}$$

$$= 178715.6777$$

= Corner frequency rolloff (Knee) of ~ 178KHz



Sheet Title ***ADC084S021 8-Bit ADC IC***

Project Title ***NB3000XN - Xilinx***

Size: **A4**

Assy: **TBA**

Revision: **05**

Date: **28/01/2010** Time: **5:40:24 PM** Sheet **37** of **80**

File: **ADC ADC084S021 SPL.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C


D

D


Sheet Title **Screw Header For ADC**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:25 PM** Sheet **38** of **80**File: **CON\_ADCx4\_KMRJIO3\_5MM\_6WAY.SchDoc**

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title	<b>DAC084S085 8-bit DAC IC</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:25 PM
File:	DAC DAC084S085 SPL.SchDoc	
Revision:	05	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	
Sheet 39 of 80		



Sheet Title **Screw Header For DAC**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:25 PM** Sheet **40** of **80**

File: **CON\_DACx4\_KMRJIO3\_5MM\_6WAY.SchDoc**

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A



Sheet Title <b>PWM x 4</b>		
Project Title <b>NB3000XN - Xilinx</b>		
Size: <b>A4</b>	Assy: <b>TBA</b>	Revision: <b>05</b>
Date: <b>28/01/2010</b>	Time: <b>5:40:25 PM</b>	Sheet <b>41</b> of <b>80</b>
File: <b>PWM 5.8A 30V X4.SchDoc</b>		

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia




A

B

C

D



Sheet Title	<b>PWM 30V/4A</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:25 PM
File:	PWM 5.8A 30V.SchDoc	
Revision:	05	Sheet 42 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D



Sheet Title **Screw Header For Power PWM**

Project Title **NB3000XN - Xilinx**


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:25 PM** Sheet **43** of **80**


File: **CON\_PWMx4\_KMRJ103\_5MM\_6WAY.SchDoc**

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title	<b>Power Control x4</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:25 PM
File:	RELAY_X4_IM03GR.SchDoc	
Revision:	05	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	
Sheet 44 of 80		



MAX. SWITCHING POWER: 60W


Sheet Title	<b><i>Power Control</i></b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:25 PM
File:	RELAY SMT 5V IM03GR.SchDoc	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	

A

B

C


D

Sheet Title **Screw Header For Relays**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:26 PM** Sheet **46** of **80**File: **CON\_RELAYx4\_KMRJ103\_5MM\_12WAY.SchDoc**


**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A




B




A

C



B

D



Sheet Title	<b>S/PDIF RCA IN/OUT</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:26 PM
File:	CON_SPDIF_INOUT_A.SchDoc	
Revision:	05	
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	
Sheet 47 of 80		

A

A

B


B

C

C

D

D




BOTTOM SIDE MOUNTING  
SD CARD FACES DOWN

Sheet Title	<b>SD-CARD</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:26 PM
File:	CON_SD_KSDC012551.SchDoc	
Revision:	05	
Sheet	48	of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





USER HEADER  
POWER LOOPBACK

Sheet Title **USER HEADER POWER**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:26 PM** Sheet **49** of **80**

File: **USERPWR.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D



Sheet Title	<b>36-Way User I/O Headers</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:26 PM
File:	CON_USER_20WBOXHDRAMx2.SCHDOC	
Revision:	05	Sheet 50 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C


D

D



Sheet Title	<b>VGA Output</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:26 PM
File:	VGA_OUT.SCHDOC	
Revision:	05	Sheet 51 of 80
Altium Limited 3 Minna Close Belrose NSW 2085 Australia	<b>Altium</b>	

A



Sheet Title	<b>Video DAC</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:26 PM
File:	VIDEO DAC THS8134.SchDoc	
Revision:	05	
Sheet	52	of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D


Sheet Title **Video Out Connector**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:27 PM** Sheet **53** of **80**File: **CON\_VGA\_DB15.SCHDOC**

**Altium Limited**  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A



B

B

C


C

D

D


Sheet Title	<b>Ethernet Interface</b>		
Project Title	<b>NB3000XN - Xilinx</b>	Altium Limited	
Size:	A3	Assy: TBA	Revision 05
Date:	28/01/2010	Time: 5:40:27 PM	NSW 2085
File:	Ethernet_RTL8201CL.SchDoc	Australia	



Sheet Title **Ethernet Connector**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:27 PM** Sheet **55** of **80**File: **CON ETHERNET RJ45 LEDS.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title <b><i>High-Speed USB 2.0 Controller</i></b>		<b>Altium Limited</b> 3 Minna Close Belrose NSW 2085 Australia		
Project Title <b><i>NB3000XN - Xilinx</i></b>				
Size: A4	Assy: TBA	Revision: 05		
Date: 28/01/2010	Time: 5:40:27 PM	Sheet 56 of 80		
File: <b>USB_CY7C68001-56LFC.SchDoc</b>				

A

A

B


B

C

C

D


D



Sheet Title	<a href="#">24MHz Oscillator</a>	
Project Title	<a href="#">NB3000XN - Xilinx</a>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:27 PM
File:	OSC_24MHZ.SchDoc	Revision: 05

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***USB 2.0 Type B Connector***

Project Title ***NB3000XN - Xilinx***


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:27 PM** Sheet **58** of **80**

File: **CON MINI USBB RA KME04-USBMU03A01-1.SchDoc**


Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title ***RS232 Communication IC***Project Title ***NB3000XN - Xilinx***Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:27 PM** Sheet **59** of **80**File: **RS232\_HIN232.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia






Sheet Title	<b>RS232-DCE DB9</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:27 PM
File:	CON_RS232DCE_DB9_TH.SchDoc	Sheet 60 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia






Sheet Title	<b>PC PS2</b>
Project Title	<b>NB3000XN - Xilinx</b>
Size:	<b>A4</b>
Assy:	<b>TBA</b>
Revision:	<b>05</b>
Date:	<b>28/01/2010</b>
Time:	<b>5:40:27 PM</b>
File:	<b>PC PS2.SchDoc</b>
Sheet	<b>61</b> of <b>80</b>

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title	<b><i>PS2 MINIDIN6F Connector (Black)</i></b>	
Project Title	<b><i>NB3000XN - Xilinx</i></b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:28 PM
File:	<b><i>CON_PS2PORT_MINIDIN6F_BLACK.SchDoc</i></b>	
Revision:	05	Sheet 62 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B

B

C

C

D

D




### PROTOTYPE

IO35	B32	IO36
IO34	A32	IO35
IO33	H32	IO34
IO32	H31	IO33
IO31	H30	IO32
IO30	H29	IO31
IO29	H28	IO30
IO28	H27	IO29
IO27	H26	IO28
IO26	H25	IO27
IO25	H24	IO26
IO24	H23	IO25
IO23	H22	IO24
IO22	H21	IO23
IO21	H20	IO22
IO20	H19	IO21
IO19	H18	IO20
IO18	H17	IO19
IO17	H16	IO18
IO16	H15	IO17
IO15	H14	IO16
IO14	H13	IO15
IO13	H12	IO14
IO12	H11	IO13
IO11	H10	IO12
IO10	H9	IO11
IO9	H8	IO10
IO8	H7	IO9
IO7	H6	IO8
IO6	H5	IO7
IO5	H4	IO6
IO4	H3	IO5
IO3	H2	IO4
IO2	H1	IO3
IO1	A1	IO2
IO0	B1	IO1
GND	1	GND
1V2	2	1V2
GND	3	GND
1V8	4	1V8
GND	5	GND
2V5	6	2V5
GND	27	GND
3V3	28	3V3
GND	29	GND
5V0	30	5V0
GND	31	GND
+B	32	B+

Sheet Title **User Prototyping Area**Project Title **NB3000XN - Xilinx**Size: **A4**Assy: **TBA**Revision: **05**Date: **28/01/2010**Time: **5:40:28 PM**Sheet **63** of **80**File: **PROTOTYPE.A.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***Push Button SPNO Switch***

Project Title ***NB3000XN - Xilinx***


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:28 PM** Sheet **64** of **80**

File: **SW RESET SPNO.SCHDOC**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title **TFT Touchscreen Interface**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:28 PM** Sheet **65** of **80**File: **TSC\_XPT2046.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

B


B

C

C

D

D




Sheet Title	<b>LCD Module Connector</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:28 PM
File:	CON_FFC40_LCDTFT.SCHDOC	
Revision:	05	
Sheet	66	of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A



Sheet Title	<b>MIDI Sub-system</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:28 PM
File:	MIDI_FULL.SCHDOC	
Revision:	05	Sheet 67 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

B

C



D

A

B

C


D



Sheet Title <b>MIDI Connectors</b>		
Project Title <b>NB3000XN - Xilinx</b>		
Size: A4	Assy: TBA	Revision: 05
Date: 28/01/2010	Time: 5:40:28 PM	Sheet 68 of 80
File: CON MIDI DIN5.SCHDOC		

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***8-Way SPST DIP Switch (SMT)***

Project Title ***NB3000XN - Xilinx***


Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:28 PM** Sheet **69** of **80**

File: **SW\_DIP8\_SMT.SchDoc**



Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title ***RS485 Communication IC***Project Title ***NB3000XN - Xilinx***Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:28 PM** Sheet **70** of **80**File: **RS485\_ISL8491.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia







Sheet Title	<b>RS485 Connector</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:29 PM
File:	CON_RS485_RJ45.SchDoc	Sheet 71 of 80


Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A



B



C

D

Sheet Title	<b>Audio CODEC</b>		
Project Title	<b>NB3000XN - Xilinx</b>		
Size:	<b>A4</b>	Assy: TBA	Revision: <b>05</b>
Date:	28/01/2010	Time: 5:40:29 PM	Sheet <b>72</b> of 80
File:	<b>Audio Codec.SchDoc</b>		

A

B


C

D



A

A



B

B

C

C



D

D

Sheet Title	<i><b>Audio CODEC</b></i>	
Project Title	<i><b>NB3000XN - Xilinx</b></i>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:29 PM
File:	AUDIO_CODEC_CS4270.SchDoc	
Revision:	05	Sheet 73 of 80

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia




**Audio Mixer - Left Channel****Audio Signal to Peripheral Board****Audio Mixer - Right Channel**Sheet Title **AUDIO SUB-SYSTEM**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:29 PM** Sheet **74** of **80**File: **AUDIO\_AMP\_NB2C.SchDoc**


Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia




A



B




C



Sheet Title	<b>AUDIO AMP &amp; MIXER PT2300</b>	
Project Title	<b>NB3000XN - Xilinx</b>	
Size:	A4	Assy: TBA
Date:	28/01/2010	Time: 5:40:29 PM
File:	AUDIO AMP PT2300.SchDoc	
Revision:	05	Sheet 75 of 80


Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title **AUDIO AC99 Interface**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:29 PM** Sheet **76** of **80**File: **CON\_AUDIO\_AC99\_NOMIC.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia





Sheet Title ***External Speaker Connectors***

Project Title ***NB3000XN - Xilinx***

Size: **A4** Assy: **TBA** Revision: **05**


Date: **28/01/2010** Time: **5:40:29 PM** Sheet **77** of **80**

File: **CON EXT SPK.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia




A



B




C




D

## COMMON SERVICES

Sheet Title **Peripheral Board Connector**Project Title **NB3000XN - Xilinx**Size: **A4** Assy: **TBA** Revision: **05**Date: **28/01/2010** Time: **5:40:29 PM** Sheet **78** of **80**File: **PBCON.schdoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



Sheet Title *Auto-Detect JTAG Circuit*Project Title *NB3000XN - Xilinx*

Size: A4 Assy: TBA

Revision: 05 Date: 28/01/2010 Time: 5:40:30 PM Sheet 79 of 80

File: JTAG ALTIUM AUTO.SchDoc

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia



A

A

## Standoffs For Peripheral Board

**PB\_MH1**  
8.5mm spacer, Gold, 2xM3



**PB\_MH2**  
8.5mm spacer, Gold, 2xM3



**PB\_MH3**  
8.5mm spacer, Gold, 2xM3



**PB\_MH4**  
8.5mm spacer, Gold, 2xM3



**PB\_MHS**  
8.5mm spacer, Gold, 2xM3



## Fiducial Alignment Components

**FD1**  
Fiducial - Round



**FD2**  
Fiducial - Round



**FD3**  
Fiducial - Round



**PCB1**  
NB3000XN Blank PCB  
Printed Circuit Board (Bare)

## PCB Identifiers

**Altium Logo BOT1**  
Altium(2009)



**LOGO1**  
Nanoboard Logo



Sheet Title **NB3000XN Holes and Graphics**

Project Title **NB3000XN - Xilinx**

Size: **A4** Assy: **TBA** Revision: **05**

Date: **28/01/2010** Time: **5:40:30 PM** Sheet **80** of **80**

File: **Mounts.SchDoc**

Altium Limited  
3 Minna Close  
Belrose  
NSW 2085  
Australia

