-
Notifications
You must be signed in to change notification settings - Fork 0
AngelTerrones/Basic-verilog-project
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
Basic example of a 4-bit ALU, cosimulated using myHDL. Provides a makefile for synthesis (using Xilinx ISE)
Topics
Stars
Watchers
Forks
Releases
No releases published