Skip to content

Issues: BigEd/verilog-6502

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

add long distance shifting
#7 opened Apr 14, 2012 by BigEd
add an unsigned multiply instruction
#6 opened Apr 14, 2012 by BigEd
add XBA to provide a B register
#5 opened Apr 14, 2012 by BigEd
Add stack-relative operations
#4 opened Apr 14, 2012 by BigEd
Add PHX/PLX and PHY/PLY
#3 opened Sep 1, 2011 by BigEd
Add BSR
#2 opened Aug 18, 2011 by BigEd
Add BRA
#1 opened Aug 18, 2011 by BigEd
ProTip! What’s not been updated in a month: updated:<2024-10-07.