
可控加、减法器的原理

1、1位加法器


$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i$$



一位全加器FA逻辑电路图


输入				输出	
Ai	B _i	C _i	S_{i}	C_{i+1}	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	



一位全加器FA封装外观

2、n位可控的加法器

- n位加法器可由多个1位加法器级联实现(行波进位加法器)。
- 补码减法器可由加法器实现。控制线M,0表示加,1表示减。



4位先行进位的原理

设相加的两个n位操作数为:

$$\mathbf{A} = \mathbf{A}_{n-1} \mathbf{A}_{n-2} \cdots \mathbf{A}_{i} \cdots \mathbf{A}_{0}$$
$$\mathbf{B} = \mathbf{B}_{n-1} \mathbf{B}_{n-2} \cdots \mathbf{B}_{i} \cdots \mathbf{B}_{0}$$

进位为:
$$C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i$$

设:
$$G_i = A_i B_i$$
 进位发生输出信号

$$P_i = A_i \oplus B_i$$
 进位传送输出信号

则:
$$\mathbf{C}_{i+1} = \mathbf{G}_i + \mathbf{P}_i \mathbf{C}_i$$

提高运算的速度,关键在于如何加快进位的传递

$$\mathbf{C}_{i+1} = \mathbf{G}_i + \mathbf{P}_i \mathbf{C}_i \qquad \mathbf{G}_i = \mathbf{A}_i \mathbf{B}_i$$
$$\mathbf{P}_i = \mathbf{A}_i \oplus \mathbf{B}_i$$

计算出C₀后,C_{i+1}的求解不再依赖于C_i

$$C_{1} = G_{0} + P_{0}C_{0}$$

$$C_{2} = G_{1} + P_{1}C_{1}$$

$$= G_{1} + P_{1} (G_{0} + P_{0}C_{0}) = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$$

$$C_{3} = G_{2} + P_{2}C_{2} = G_{2} + P_{2} (G_{1} + P_{1} (G_{0} + P_{0}C_{0}))$$

$$= G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$

$$C_{4} = G_{3} + P_{3}C_{3} = G_{3} + P_{3} (G_{2} + P_{2} (G_{1} + P_{1} (G_{0} + P_{1} (G_{0} + P_{0}C_{0})))$$

$$= G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{0}$$

并行进位(先行进位、同时进位)的逻辑表达式

$$C_{1} = G_{0} + P_{0}C_{0} \qquad \overline{C_{1}} = \overline{G_{0} + P_{0}C_{0}} = \overline{G_{0}P_{0} + \overline{G_{0}C_{0}}}$$

$$C_{2} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$$

$$C_{3} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$

$$C_{4} = G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{0} = G' _{0} + P' _{0}C_{0}$$