

-) This is the leasic differente lectureer latch and flip flop as latch work without clock signal but flip flop mork with clock signal. Thip flop are Synchronous cisquits means when input changed then clock signal decides either output will change or not. - On the other side latch is the asynchronous circuit in which output will change according to the input. - So by varying the clock frequency we can control the speed of the arcuit. clock frequency = 1 Duty cycle = 50%. Duty cycle = ratio of time for which signal high total time - If we suppose total time to then half time signal will be high and for half time it will be low.

2;

Duty cycle =  $\frac{t/2}{t} = \frac{1}{9} = 5$ % Now talk about triggering methods but first of all we see the clock signal which consists of four parts. Triggering, methods level triggering edge triggering + Ve level triggering 1 4441 14441

## +ve edge triggering S+SR+Q $CLR \to FF$ $R-\overline{Q}$ 打打 -ve edge triggering ST SR TQ JJJJ Plip flop S'= S. Clk S' = 5+clk -0 R= R-clk R'= R+ Uk →2 Initially clk is at zero 5=5+1=1 R'= R+1=1



