When an interrupt is launched the reason is now part of the invocation (and also in the debug line when active).
Reading the register 19 of the VICII now is improved. The bits are active when the condition is get not when additionaly the IRQ for that reason was active. Escept the bit 7 that is active when the IRQ condition happens.