In this repository, I will be designing various hardware components and possibly even peripheral designs in VHDL.
- 32 bit timer made using two cascaded 16 bit timers.
Thank you,
Barbary.