Navigation Menu

Skip to content
View MorgothCreator's full-sized avatar
Block or Report

Block or report MorgothCreator

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. atmega-xmega-soft-core atmega-xmega-soft-core Public

    Mega/Xmega soft core RTL design.

    Verilog 11 3

  2. VerilogUtilIP VerilogUtilIP Public

    Here is a bunch of util IPs

    Verilog 10 2

  3. Verilog_SSD1306_CFG_IP Verilog_SSD1306_CFG_IP Public

    VERILOG SSD1306 LIBRARY

    Verilog 7 2

  4. LeptonFLIR_Terminal LeptonFLIR_Terminal Public

    Used to handle raw data received using serial interface from Lepton FLIR thermal image sensor.

    C# 6

  5. avr_os avr_os Public

    8bit avr atmega and atxmega OS.

    C 6

  6. AnaloguePocketRiscV-Template AnaloguePocketRiscV-Template Public

    Verilog 6